unsufficient parse for large scale verilog design #118

New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

#

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

Jump to bottom

Open

ZhaoYunfei123 opened this issue Mar 14, 2023 · 0 comments

ZhaoYunfei123 commented Mar 14, 2023

I'm tring to use pyverilog to parse one large scale design, but the ast.show() can't display all module's AST. How can I get all module's AST ?

# for free to join this conversation on GitHub. Already have an account? # to comment