Skip to content

Latest commit

 

History

History
39 lines (30 loc) · 878 Bytes

README.md

File metadata and controls

39 lines (30 loc) · 878 Bytes

Simulation License

AXI-Stream UART module

This is simple UART with AXI-Stream interface, module tested on Tang Primer 20k board.

If you want build project, program board or run simulation use Makefile.

Clone repository:

git clone https://github.com/RDSik/axis-uart.git
cd axis-uart

Build project (need Gowind IDE):

make project

Program Tang Primer 20K with OpenFPGALoader:

make program

Simulation with Verilator:

make

Wave with Gtkwave:

make wave

Simulation with QuestaSim:

make SIM=questa