-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathmain.c
199 lines (127 loc) · 3.8 KB
/
main.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
#include <msp430G2553.h>
#define ON 10000
int main(void)
{
WDTCTL = WDTPW + WDTHOLD; // Stop WDT
if (CALBC1_1MHZ==0xFF) // If calibration constant erased
{
while(1); // do not load, trap CPU!!
}
DCOCTL = 0; // Select lowest DCOx and MODx settings
BCSCTL1 = CALBC1_1MHZ; // Set DCO
DCOCTL = CALDCO_1MHZ;
P1SEL = BIT1 + BIT2 ; // P1.1 = RXD, P1.2=TXD
P1SEL2 = BIT1 + BIT2 ; // P1.1 = RXD, P1.2=TXD
UCA0CTL1 |= UCSSEL_2; // SMCLK
UCA0BR0 = 104; // 1MHz 9600
UCA0BR1 = 0; // 1MHz 9600
UCA0MCTL = UCBRS0; // Modulation UCBRSx = 1
UCA0CTL1 &= ~UCSWRST; // **Initialize USCI state machine**
IE2 |= UCA0RXIE;
// Enable USCI_A0 RX interrupt
P1DIR |= 0x01;
//P2DIR |= BIT2; //GPIO
//P2DIR |= BIT5; //GPIO
P2DIR &= ~BIT1; //PWM 1 Direction
P2SEL &= ~BIT1; //PWM SELECT
P2DIR &= ~BIT4;
P2SEL &= ~BIT4;
P2DIR &= ~BIT2;
P2SEL &= ~BIT2;
P2DIR &= ~BIT5;
P2SEL |= BIT5;
TA1CCTL1 = OUTMOD_7; //2.1
TA1CCTL2 = OUTMOD_7; //2.4
P2SEL2 &= ~BIT1; //2.1
P2SEL2 &= ~BIT4;
P2SEL2 &= ~BIT2;
P2SEL2 &= ~BIT5;
TA1CCR0 = 0; //period
TA1CCR1 = 5000; //duty
TA1CCR2 = 0;
TA1CTL = (TASSEL_2 | MC_1); //PWM selection clock
P1DIR |= BIT0;
P1OUT |=BIT0;
while(1)
{
switch(UCA0TXBUF)
{
case '1': //RIGHT
//Half DOOTY cycle
P2SEL |= BIT1; //PWM on
P2DIR |= BIT1;
P2SEL &= ~BIT2;//PWM OFF
P2DIR &= ~BIT2;
P2SEL &= ~BIT4; //OFF and NOT HIGH
P2DIR &= ~BIT4;
// P2SEL |= BIT5; //OFF and NOT HIGH
// P2DIR |= BIT5;//ON RECENT CODE
P2SEL |= BIT5; //OFF and NOT HIGH
P2DIR &= ~BIT5;//OFFF OLDCODE
TA1CCR0 = ON; //period
TA1CCR1 = 2000; //duty
TA1CCR2 = 2000;
P1OUT |=BIT0;
break;
case '2': //Left
P2SEL &= ~BIT1;
P2DIR &= ~BIT1;
P2DIR |= BIT2;
P2SEL |= BIT2;
//
// P2SEL |= BIT4; //OFF and NOT HIGH
// P2DIR |= BIT4;
P2SEL &= ~BIT4; //OFF and NOT HIGH
P2DIR &= ~BIT4;
P2SEL |= BIT5; //OFF and NOT HIGH
P2DIR &= ~BIT5;
TA1CCR0 = ON; //period
TA1CCR1 = 2000; //duty
TA1CCR2 = 2000;
P1OUT |=BIT0;
break;
// case '3': //FORWARD
//
//
//
//
//
// TA1CCR0 = 10000; //period
// TA1CCR1 = 3000; //duty
// P1OUT |=BIT0;
// //TA1CCR2 = 10000;
// break;
// case '4': //BACKWARD
//
//
// TA1CCR0 = ON;
// TA1CCR1 = 0;
// TA1CCR2 = 3000;
// P1OUT |=BIT0;
// break;
default: //default turns all pins OFF which means setting them high
P2SEL &= ~BIT1;
P2DIR &= ~BIT1;
P2SEL &= ~BIT2;
P2DIR &= ~BIT2;
P2SEL &= ~BIT4; //OFF and NOT HIGH
P2DIR &= ~BIT4;
P2SEL |= BIT5; //OFF and NOT HIGH
P2DIR &= ~BIT5;
TA1CCR0 = 0;
TA1CCR1 = 0;
TA1CCR2 = 0;
break;
}
__bis_SR_register(GIE); // Enter LPM0, interrupts enabled
}
}
// Echo back RXed character, confirm TX buffer is ready first
#pragma vector=USCIAB0RX_VECTOR
__interrupt void USCI0RX_ISR(void)
{
while (!(IFG2&UCA0TXIFG)); // USCI_A0 TX buffer ready?
{
UCA0TXBUF = UCA0RXBUF; // TX -> RXed character
}
}