Skip to content
New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

#

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

Jump to bottom

Upgrade sim to generate clocks in HDL #174

Open
JulianKemmerer opened this issue Aug 26, 2023 · 0 comments
Open

Upgrade sim to generate clocks in HDL #174

JulianKemmerer opened this issue Aug 26, 2023 · 0 comments
Labels
enhancement New feature or request

Comments

@JulianKemmerer
Copy link
Owner

This also makes it easier to support multiple clocks

For Verilator first probably...IIUC this needs newer Verilator than have worked with before

Generate a generic testbench module with clock gen processes that instantiates the top when --sim ?
@JulianKemmerer JulianKemmerer added the enhancement New feature or request label Aug 26, 2023
# for free to join this conversation on GitHub. Already have an account? # to comment
Assignees
No one assigned
Labels
enhancement New feature or request
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@JulianKemmerer