Skip to content

Latest commit

 

History

History
8 lines (8 loc) · 212 Bytes

README.md

File metadata and controls

8 lines (8 loc) · 212 Bytes

RISC-V simple CPU

Main characteristics

  • RV32I Zicsr ISA
  • Single-core single-cycle CPU
  • Interruption subsystem
  • Load-Store Unit (LSU)
  • Control and Status Registers unit (CSR)
  • Peripheral device support