Skip to content

Latest commit

 

History

History
20 lines (15 loc) · 336 Bytes

README.md

File metadata and controls

20 lines (15 loc) · 336 Bytes

100x RISC-V cores MPSoC

diagram

Please read this to understand the design.

To build the design and run sims with Verilator:

make all

To open waves with gtkwave:

make wave

To build for Xilinx FPGA Kintex 7:

make fpga