-
Notifications
You must be signed in to change notification settings - Fork 1.1k
New issue
Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? # to your account
Make verilog Error #3657
Comments
Same here. It seems like firtool isn't being built properly and I narrowed down the error portion to this specific piece of code in the build.sc file:
|
so what is debup? I have firtool installed and when i run make verilog, the following error occurs:
|
To generate Verilog from rocket-chip, I recommend using Chipyard. The rocket-chip repo is intended to be used as a library by more complex projects. |
@yulong-lan |
Hi Team,
we installed rocket tools and chisel in machine and set the path, when we run the cmd "make verilog" in rocket-chip we are geeting attached error. Can you help me on this issue please
The text was updated successfully, but these errors were encountered: