Skip to content
New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

firrtl-interpreter internal structure #148

Open
kai413629305 opened this issue Mar 2, 2019 · 2 comments
Open

firrtl-interpreter internal structure #148

kai413629305 opened this issue Mar 2, 2019 · 2 comments

Comments

@kai413629305
Copy link

What is the internal structure of firrtl-interpreter and what is the model? How to change the signal inside the model(poke or peek)? Can someone explain it? See the source code or do not understand.

@chick
Copy link
Contributor

chick commented Mar 4, 2019

Is there a particular application of this question it would help me to narrow the answer.
In general the interpreter does just that parses an firrtl abstract syntax tree. It executes
by interpreting the tree on each pass keeping track of the values associated with each wire.
Typically peeks and pokes operate only on top level io's due to constraints in the chisel-testers
framework. It is however possible to create a FirrtlTerp instance directly with firrtl input and have
peek access to any element of the circuit. The FirrtlRepl allows an interactive command line way of doing this also.

Firrtl is the older and less developed Scala based circuit simulator. Treadle is the newer and faster
one. It has similar features, and a few more capabilities

@kai413629305
Copy link
Author

Is there a particular application of this question it would help me to narrow the answer.
In general the interpreter does just that parses an firrtl abstract syntax tree. It executes
by interpreting the tree on each pass keeping track of the values associated with each wire.
Typically peeks and pokes operate only on top level io's due to constraints in the chisel-testers
framework. It is however possible to create a FirrtlTerp instance directly with firrtl input and have
peek access to any element of the circuit. The FirrtlRepl allows an interactive command line way of doing this also.

Firrtl is the older and less developed Scala based circuit simulator. Treadle is the newer and faster
one. It has similar features, and a few more capabilities

Thank you for your answer. I just understood firrtl-interpreter a while ago.

# for free to join this conversation on GitHub. Already have an account? # to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants