forked from chiplicity/openfpga
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathcbx_1__2_.lef
1129 lines (1128 loc) · 27 KB
/
cbx_1__2_.lef
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
VERSION 5.7 ;
NOWIREEXTENSIONATPIN ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
MACRO cbx_1__2_
CLASS BLOCK ;
FOREIGN cbx_1__2_ ;
ORIGIN 0.000 0.000 ;
SIZE 100.000 BY 86.000 ;
PIN IO_ISOL_N
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 5.610 82.000 5.890 86.000 ;
END
END IO_ISOL_N
PIN SC_IN_BOT
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 87.950 0.000 88.230 4.000 ;
END
END SC_IN_BOT
PIN SC_IN_TOP
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 16.650 82.000 16.930 86.000 ;
END
END SC_IN_TOP
PIN SC_OUT_BOT
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 92.550 0.000 92.830 4.000 ;
END
END SC_OUT_BOT
PIN SC_OUT_TOP
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 27.690 82.000 27.970 86.000 ;
END
END SC_OUT_TOP
PIN bottom_grid_pin_0_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 6.070 0.000 6.350 4.000 ;
END
END bottom_grid_pin_0_
PIN bottom_grid_pin_10_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 51.610 0.000 51.890 4.000 ;
END
END bottom_grid_pin_10_
PIN bottom_grid_pin_11_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 56.210 0.000 56.490 4.000 ;
END
END bottom_grid_pin_11_
PIN bottom_grid_pin_12_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 60.810 0.000 61.090 4.000 ;
END
END bottom_grid_pin_12_
PIN bottom_grid_pin_13_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 65.410 0.000 65.690 4.000 ;
END
END bottom_grid_pin_13_
PIN bottom_grid_pin_14_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 69.550 0.000 69.830 4.000 ;
END
END bottom_grid_pin_14_
PIN bottom_grid_pin_15_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 74.150 0.000 74.430 4.000 ;
END
END bottom_grid_pin_15_
PIN bottom_grid_pin_1_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 10.670 0.000 10.950 4.000 ;
END
END bottom_grid_pin_1_
PIN bottom_grid_pin_2_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 15.270 0.000 15.550 4.000 ;
END
END bottom_grid_pin_2_
PIN bottom_grid_pin_3_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 19.870 0.000 20.150 4.000 ;
END
END bottom_grid_pin_3_
PIN bottom_grid_pin_4_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 24.470 0.000 24.750 4.000 ;
END
END bottom_grid_pin_4_
PIN bottom_grid_pin_5_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 29.070 0.000 29.350 4.000 ;
END
END bottom_grid_pin_5_
PIN bottom_grid_pin_6_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 33.670 0.000 33.950 4.000 ;
END
END bottom_grid_pin_6_
PIN bottom_grid_pin_7_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 37.810 0.000 38.090 4.000 ;
END
END bottom_grid_pin_7_
PIN bottom_grid_pin_8_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 42.410 0.000 42.690 4.000 ;
END
END bottom_grid_pin_8_
PIN bottom_grid_pin_9_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 47.010 0.000 47.290 4.000 ;
END
END bottom_grid_pin_9_
PIN bottom_width_0_height_0__pin_0_
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 78.750 0.000 79.030 4.000 ;
END
END bottom_width_0_height_0__pin_0_
PIN bottom_width_0_height_0__pin_1_lower
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 83.350 0.000 83.630 4.000 ;
END
END bottom_width_0_height_0__pin_1_lower
PIN bottom_width_0_height_0__pin_1_upper
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 1.930 0.000 2.210 4.000 ;
END
END bottom_width_0_height_0__pin_1_upper
PIN ccff_head
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 38.730 82.000 39.010 86.000 ;
END
END ccff_head
PIN ccff_tail
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 49.770 82.000 50.050 86.000 ;
END
END ccff_tail
PIN chanx_left_in[0]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 44.240 4.000 44.840 ;
END
END chanx_left_in[0]
PIN chanx_left_in[10]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 65.320 4.000 65.920 ;
END
END chanx_left_in[10]
PIN chanx_left_in[11]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 67.360 4.000 67.960 ;
END
END chanx_left_in[11]
PIN chanx_left_in[12]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 69.400 4.000 70.000 ;
END
END chanx_left_in[12]
PIN chanx_left_in[13]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 71.440 4.000 72.040 ;
END
END chanx_left_in[13]
PIN chanx_left_in[14]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 73.480 4.000 74.080 ;
END
END chanx_left_in[14]
PIN chanx_left_in[15]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 75.520 4.000 76.120 ;
END
END chanx_left_in[15]
PIN chanx_left_in[16]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 77.560 4.000 78.160 ;
END
END chanx_left_in[16]
PIN chanx_left_in[17]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 79.600 4.000 80.200 ;
END
END chanx_left_in[17]
PIN chanx_left_in[18]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 81.640 4.000 82.240 ;
END
END chanx_left_in[18]
PIN chanx_left_in[19]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 83.680 4.000 84.280 ;
END
END chanx_left_in[19]
PIN chanx_left_in[1]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 46.280 4.000 46.880 ;
END
END chanx_left_in[1]
PIN chanx_left_in[2]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 48.320 4.000 48.920 ;
END
END chanx_left_in[2]
PIN chanx_left_in[3]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 50.360 4.000 50.960 ;
END
END chanx_left_in[3]
PIN chanx_left_in[4]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 52.400 4.000 53.000 ;
END
END chanx_left_in[4]
PIN chanx_left_in[5]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 54.440 4.000 55.040 ;
END
END chanx_left_in[5]
PIN chanx_left_in[6]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 56.480 4.000 57.080 ;
END
END chanx_left_in[6]
PIN chanx_left_in[7]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 59.200 4.000 59.800 ;
END
END chanx_left_in[7]
PIN chanx_left_in[8]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 61.240 4.000 61.840 ;
END
END chanx_left_in[8]
PIN chanx_left_in[9]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 63.280 4.000 63.880 ;
END
END chanx_left_in[9]
PIN chanx_left_out[0]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 2.760 4.000 3.360 ;
END
END chanx_left_out[0]
PIN chanx_left_out[10]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 23.160 4.000 23.760 ;
END
END chanx_left_out[10]
PIN chanx_left_out[11]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 25.200 4.000 25.800 ;
END
END chanx_left_out[11]
PIN chanx_left_out[12]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 27.240 4.000 27.840 ;
END
END chanx_left_out[12]
PIN chanx_left_out[13]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 29.960 4.000 30.560 ;
END
END chanx_left_out[13]
PIN chanx_left_out[14]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 32.000 4.000 32.600 ;
END
END chanx_left_out[14]
PIN chanx_left_out[15]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 34.040 4.000 34.640 ;
END
END chanx_left_out[15]
PIN chanx_left_out[16]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 36.080 4.000 36.680 ;
END
END chanx_left_out[16]
PIN chanx_left_out[17]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 38.120 4.000 38.720 ;
END
END chanx_left_out[17]
PIN chanx_left_out[18]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 40.160 4.000 40.760 ;
END
END chanx_left_out[18]
PIN chanx_left_out[19]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 42.200 4.000 42.800 ;
END
END chanx_left_out[19]
PIN chanx_left_out[1]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 4.800 4.000 5.400 ;
END
END chanx_left_out[1]
PIN chanx_left_out[2]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 6.840 4.000 7.440 ;
END
END chanx_left_out[2]
PIN chanx_left_out[3]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 8.880 4.000 9.480 ;
END
END chanx_left_out[3]
PIN chanx_left_out[4]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 10.920 4.000 11.520 ;
END
END chanx_left_out[4]
PIN chanx_left_out[5]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 12.960 4.000 13.560 ;
END
END chanx_left_out[5]
PIN chanx_left_out[6]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 15.000 4.000 15.600 ;
END
END chanx_left_out[6]
PIN chanx_left_out[7]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 17.040 4.000 17.640 ;
END
END chanx_left_out[7]
PIN chanx_left_out[8]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 19.080 4.000 19.680 ;
END
END chanx_left_out[8]
PIN chanx_left_out[9]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 21.120 4.000 21.720 ;
END
END chanx_left_out[9]
PIN chanx_right_in[0]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 43.560 100.000 44.160 ;
END
END chanx_right_in[0]
PIN chanx_right_in[10]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 64.640 100.000 65.240 ;
END
END chanx_right_in[10]
PIN chanx_right_in[11]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 66.680 100.000 67.280 ;
END
END chanx_right_in[11]
PIN chanx_right_in[12]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 68.720 100.000 69.320 ;
END
END chanx_right_in[12]
PIN chanx_right_in[13]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 70.760 100.000 71.360 ;
END
END chanx_right_in[13]
PIN chanx_right_in[14]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 73.480 100.000 74.080 ;
END
END chanx_right_in[14]
PIN chanx_right_in[15]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 75.520 100.000 76.120 ;
END
END chanx_right_in[15]
PIN chanx_right_in[16]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 77.560 100.000 78.160 ;
END
END chanx_right_in[16]
PIN chanx_right_in[17]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 79.600 100.000 80.200 ;
END
END chanx_right_in[17]
PIN chanx_right_in[18]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 81.640 100.000 82.240 ;
END
END chanx_right_in[18]
PIN chanx_right_in[19]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 83.680 100.000 84.280 ;
END
END chanx_right_in[19]
PIN chanx_right_in[1]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 45.600 100.000 46.200 ;
END
END chanx_right_in[1]
PIN chanx_right_in[2]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 47.640 100.000 48.240 ;
END
END chanx_right_in[2]
PIN chanx_right_in[3]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 49.680 100.000 50.280 ;
END
END chanx_right_in[3]
PIN chanx_right_in[4]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 51.720 100.000 52.320 ;
END
END chanx_right_in[4]
PIN chanx_right_in[5]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 53.760 100.000 54.360 ;
END
END chanx_right_in[5]
PIN chanx_right_in[6]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 55.800 100.000 56.400 ;
END
END chanx_right_in[6]
PIN chanx_right_in[7]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 58.520 100.000 59.120 ;
END
END chanx_right_in[7]
PIN chanx_right_in[8]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 60.560 100.000 61.160 ;
END
END chanx_right_in[8]
PIN chanx_right_in[9]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 62.600 100.000 63.200 ;
END
END chanx_right_in[9]
PIN chanx_right_out[0]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 0.720 100.000 1.320 ;
END
END chanx_right_out[0]
PIN chanx_right_out[10]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 21.800 100.000 22.400 ;
END
END chanx_right_out[10]
PIN chanx_right_out[11]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 23.840 100.000 24.440 ;
END
END chanx_right_out[11]
PIN chanx_right_out[12]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 25.880 100.000 26.480 ;
END
END chanx_right_out[12]
PIN chanx_right_out[13]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 27.920 100.000 28.520 ;
END
END chanx_right_out[13]
PIN chanx_right_out[14]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 30.640 100.000 31.240 ;
END
END chanx_right_out[14]
PIN chanx_right_out[15]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 32.680 100.000 33.280 ;
END
END chanx_right_out[15]
PIN chanx_right_out[16]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 34.720 100.000 35.320 ;
END
END chanx_right_out[16]
PIN chanx_right_out[17]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 36.760 100.000 37.360 ;
END
END chanx_right_out[17]
PIN chanx_right_out[18]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 38.800 100.000 39.400 ;
END
END chanx_right_out[18]
PIN chanx_right_out[19]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 40.840 100.000 41.440 ;
END
END chanx_right_out[19]
PIN chanx_right_out[1]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 2.760 100.000 3.360 ;
END
END chanx_right_out[1]
PIN chanx_right_out[2]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 4.800 100.000 5.400 ;
END
END chanx_right_out[2]
PIN chanx_right_out[3]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 6.840 100.000 7.440 ;
END
END chanx_right_out[3]
PIN chanx_right_out[4]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 8.880 100.000 9.480 ;
END
END chanx_right_out[4]
PIN chanx_right_out[5]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 10.920 100.000 11.520 ;
END
END chanx_right_out[5]
PIN chanx_right_out[6]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 12.960 100.000 13.560 ;
END
END chanx_right_out[6]
PIN chanx_right_out[7]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 15.680 100.000 16.280 ;
END
END chanx_right_out[7]
PIN chanx_right_out[8]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 17.720 100.000 18.320 ;
END
END chanx_right_out[8]
PIN chanx_right_out[9]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 96.000 19.760 100.000 20.360 ;
END
END chanx_right_out[9]
PIN gfpga_pad_EMBEDDED_IO_HD_SOC_DIR
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 71.850 82.000 72.130 86.000 ;
END
END gfpga_pad_EMBEDDED_IO_HD_SOC_DIR
PIN gfpga_pad_EMBEDDED_IO_HD_SOC_IN
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 82.890 82.000 83.170 86.000 ;
END
END gfpga_pad_EMBEDDED_IO_HD_SOC_IN
PIN gfpga_pad_EMBEDDED_IO_HD_SOC_OUT
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 93.930 82.000 94.210 86.000 ;
END
END gfpga_pad_EMBEDDED_IO_HD_SOC_OUT
PIN prog_clk_0_S_in
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 97.150 0.000 97.430 4.000 ;
END
END prog_clk_0_S_in
PIN prog_clk_0_W_out
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 0.720 4.000 1.320 ;
END
END prog_clk_0_W_out
PIN top_grid_pin_0_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 60.810 82.000 61.090 86.000 ;
END
END top_grid_pin_0_
PIN VPWR
DIRECTION INOUT ;
USE POWER ;
PORT
LAYER met4 ;
RECT 78.855 10.640 80.455 73.680 ;
END
END VPWR
PIN VPWR
DIRECTION INOUT ;
USE POWER ;
PORT
LAYER met4 ;
RECT 49.200 10.640 50.800 73.680 ;
END
END VPWR
PIN VPWR
DIRECTION INOUT ;
USE POWER ;
PORT
LAYER met4 ;
RECT 19.545 10.640 21.145 73.680 ;
END
END VPWR
PIN VGND
DIRECTION INOUT ;
USE GROUND ;
PORT
LAYER met4 ;
RECT 64.025 10.640 65.625 73.680 ;
END
END VGND
PIN VGND
DIRECTION INOUT ;
USE GROUND ;
PORT
LAYER met4 ;
RECT 34.375 10.640 35.975 73.680 ;
END
END VGND
OBS
LAYER li1 ;
RECT 5.520 10.795 95.075 73.525 ;
LAYER met1 ;
RECT 1.910 7.520 97.450 74.760 ;
LAYER met2 ;
RECT 1.940 81.720 5.330 84.165 ;
RECT 6.170 81.720 16.370 84.165 ;
RECT 17.210 81.720 27.410 84.165 ;
RECT 28.250 81.720 38.450 84.165 ;
RECT 39.290 81.720 49.490 84.165 ;
RECT 50.330 81.720 60.530 84.165 ;
RECT 61.370 81.720 71.570 84.165 ;
RECT 72.410 81.720 82.610 84.165 ;
RECT 83.450 81.720 93.650 84.165 ;
RECT 94.490 81.720 97.420 84.165 ;
RECT 1.940 4.280 97.420 81.720 ;
RECT 2.490 0.835 5.790 4.280 ;
RECT 6.630 0.835 10.390 4.280 ;
RECT 11.230 0.835 14.990 4.280 ;
RECT 15.830 0.835 19.590 4.280 ;
RECT 20.430 0.835 24.190 4.280 ;
RECT 25.030 0.835 28.790 4.280 ;
RECT 29.630 0.835 33.390 4.280 ;
RECT 34.230 0.835 37.530 4.280 ;
RECT 38.370 0.835 42.130 4.280 ;
RECT 42.970 0.835 46.730 4.280 ;
RECT 47.570 0.835 51.330 4.280 ;
RECT 52.170 0.835 55.930 4.280 ;
RECT 56.770 0.835 60.530 4.280 ;
RECT 61.370 0.835 65.130 4.280 ;
RECT 65.970 0.835 69.270 4.280 ;
RECT 70.110 0.835 73.870 4.280 ;
RECT 74.710 0.835 78.470 4.280 ;
RECT 79.310 0.835 83.070 4.280 ;
RECT 83.910 0.835 87.670 4.280 ;
RECT 88.510 0.835 92.270 4.280 ;
RECT 93.110 0.835 96.870 4.280 ;
LAYER met3 ;
RECT 4.400 83.280 95.600 84.145 ;
RECT 4.000 82.640 96.000 83.280 ;
RECT 4.400 81.240 95.600 82.640 ;
RECT 4.000 80.600 96.000 81.240 ;
RECT 4.400 79.200 95.600 80.600 ;
RECT 4.000 78.560 96.000 79.200 ;
RECT 4.400 77.160 95.600 78.560 ;
RECT 4.000 76.520 96.000 77.160 ;
RECT 4.400 75.120 95.600 76.520 ;
RECT 4.000 74.480 96.000 75.120 ;
RECT 4.400 73.080 95.600 74.480 ;
RECT 4.000 72.440 96.000 73.080 ;
RECT 4.400 71.760 96.000 72.440 ;
RECT 4.400 71.040 95.600 71.760 ;
RECT 4.000 70.400 95.600 71.040 ;
RECT 4.400 70.360 95.600 70.400 ;