forked from chiplicity/openfpga
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathcby_0__1_.lef
891 lines (890 loc) · 20.6 KB
/
cby_0__1_.lef
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
VERSION 5.7 ;
NOWIREEXTENSIONATPIN ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
MACRO cby_0__1_
CLASS BLOCK ;
FOREIGN cby_0__1_ ;
ORIGIN 0.000 0.000 ;
SIZE 86.000 BY 100.000 ;
PIN IO_ISOL_N
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 1.010 96.000 1.290 100.000 ;
END
END IO_ISOL_N
PIN ccff_head
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 91.160 4.000 91.760 ;
END
END ccff_head
PIN ccff_tail
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 82.000 61.920 86.000 62.520 ;
END
END ccff_tail
PIN chany_bottom_in[0]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 43.790 0.000 44.070 4.000 ;
END
END chany_bottom_in[0]
PIN chany_bottom_in[10]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 65.410 0.000 65.690 4.000 ;
END
END chany_bottom_in[10]
PIN chany_bottom_in[11]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 67.250 0.000 67.530 4.000 ;
END
END chany_bottom_in[11]
PIN chany_bottom_in[12]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 69.550 0.000 69.830 4.000 ;
END
END chany_bottom_in[12]
PIN chany_bottom_in[13]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 71.850 0.000 72.130 4.000 ;
END
END chany_bottom_in[13]
PIN chany_bottom_in[14]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 73.690 0.000 73.970 4.000 ;
END
END chany_bottom_in[14]
PIN chany_bottom_in[15]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 75.990 0.000 76.270 4.000 ;
END
END chany_bottom_in[15]
PIN chany_bottom_in[16]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 78.290 0.000 78.570 4.000 ;
END
END chany_bottom_in[16]
PIN chany_bottom_in[17]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 80.130 0.000 80.410 4.000 ;
END
END chany_bottom_in[17]
PIN chany_bottom_in[18]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 82.430 0.000 82.710 4.000 ;
END
END chany_bottom_in[18]
PIN chany_bottom_in[19]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 84.730 0.000 85.010 4.000 ;
END
END chany_bottom_in[19]
PIN chany_bottom_in[1]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 46.090 0.000 46.370 4.000 ;
END
END chany_bottom_in[1]
PIN chany_bottom_in[2]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 47.930 0.000 48.210 4.000 ;
END
END chany_bottom_in[2]
PIN chany_bottom_in[3]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 50.230 0.000 50.510 4.000 ;
END
END chany_bottom_in[3]
PIN chany_bottom_in[4]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 52.530 0.000 52.810 4.000 ;
END
END chany_bottom_in[4]
PIN chany_bottom_in[5]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 54.370 0.000 54.650 4.000 ;
END
END chany_bottom_in[5]
PIN chany_bottom_in[6]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 56.670 0.000 56.950 4.000 ;
END
END chany_bottom_in[6]
PIN chany_bottom_in[7]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 58.970 0.000 59.250 4.000 ;
END
END chany_bottom_in[7]
PIN chany_bottom_in[8]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 60.810 0.000 61.090 4.000 ;
END
END chany_bottom_in[8]
PIN chany_bottom_in[9]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 63.110 0.000 63.390 4.000 ;
END
END chany_bottom_in[9]
PIN chany_bottom_out[0]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 1.010 0.000 1.290 4.000 ;
END
END chany_bottom_out[0]
PIN chany_bottom_out[10]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 22.170 0.000 22.450 4.000 ;
END
END chany_bottom_out[10]
PIN chany_bottom_out[11]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 24.470 0.000 24.750 4.000 ;
END
END chany_bottom_out[11]
PIN chany_bottom_out[12]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 26.770 0.000 27.050 4.000 ;
END
END chany_bottom_out[12]
PIN chany_bottom_out[13]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 28.610 0.000 28.890 4.000 ;
END
END chany_bottom_out[13]
PIN chany_bottom_out[14]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 30.910 0.000 31.190 4.000 ;
END
END chany_bottom_out[14]
PIN chany_bottom_out[15]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 33.210 0.000 33.490 4.000 ;
END
END chany_bottom_out[15]
PIN chany_bottom_out[16]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 35.050 0.000 35.330 4.000 ;
END
END chany_bottom_out[16]
PIN chany_bottom_out[17]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 37.350 0.000 37.630 4.000 ;
END
END chany_bottom_out[17]
PIN chany_bottom_out[18]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 39.650 0.000 39.930 4.000 ;
END
END chany_bottom_out[18]
PIN chany_bottom_out[19]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 41.490 0.000 41.770 4.000 ;
END
END chany_bottom_out[19]
PIN chany_bottom_out[1]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 2.850 0.000 3.130 4.000 ;
END
END chany_bottom_out[1]
PIN chany_bottom_out[2]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 5.150 0.000 5.430 4.000 ;
END
END chany_bottom_out[2]
PIN chany_bottom_out[3]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 7.450 0.000 7.730 4.000 ;
END
END chany_bottom_out[3]
PIN chany_bottom_out[4]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 9.290 0.000 9.570 4.000 ;
END
END chany_bottom_out[4]
PIN chany_bottom_out[5]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 11.590 0.000 11.870 4.000 ;
END
END chany_bottom_out[5]
PIN chany_bottom_out[6]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 13.890 0.000 14.170 4.000 ;
END
END chany_bottom_out[6]
PIN chany_bottom_out[7]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 15.730 0.000 16.010 4.000 ;
END
END chany_bottom_out[7]
PIN chany_bottom_out[8]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 18.030 0.000 18.310 4.000 ;
END
END chany_bottom_out[8]
PIN chany_bottom_out[9]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 20.330 0.000 20.610 4.000 ;
END
END chany_bottom_out[9]
PIN chany_top_in[0]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 44.710 96.000 44.990 100.000 ;
END
END chany_top_in[0]
PIN chany_top_in[10]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 65.870 96.000 66.150 100.000 ;
END
END chany_top_in[10]
PIN chany_top_in[11]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 67.710 96.000 67.990 100.000 ;
END
END chany_top_in[11]
PIN chany_top_in[12]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 70.010 96.000 70.290 100.000 ;
END
END chany_top_in[12]
PIN chany_top_in[13]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 72.310 96.000 72.590 100.000 ;
END
END chany_top_in[13]
PIN chany_top_in[14]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 74.150 96.000 74.430 100.000 ;
END
END chany_top_in[14]
PIN chany_top_in[15]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 76.450 96.000 76.730 100.000 ;
END
END chany_top_in[15]
PIN chany_top_in[16]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 78.290 96.000 78.570 100.000 ;
END
END chany_top_in[16]
PIN chany_top_in[17]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 80.590 96.000 80.870 100.000 ;
END
END chany_top_in[17]
PIN chany_top_in[18]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 82.430 96.000 82.710 100.000 ;
END
END chany_top_in[18]
PIN chany_top_in[19]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 84.730 96.000 85.010 100.000 ;
END
END chany_top_in[19]
PIN chany_top_in[1]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 47.010 96.000 47.290 100.000 ;
END
END chany_top_in[1]
PIN chany_top_in[2]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 48.850 96.000 49.130 100.000 ;
END
END chany_top_in[2]
PIN chany_top_in[3]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 51.150 96.000 51.430 100.000 ;
END
END chany_top_in[3]
PIN chany_top_in[4]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 53.450 96.000 53.730 100.000 ;
END
END chany_top_in[4]
PIN chany_top_in[5]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 55.290 96.000 55.570 100.000 ;
END
END chany_top_in[5]
PIN chany_top_in[6]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 57.590 96.000 57.870 100.000 ;
END
END chany_top_in[6]
PIN chany_top_in[7]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 59.430 96.000 59.710 100.000 ;
END
END chany_top_in[7]
PIN chany_top_in[8]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 61.730 96.000 62.010 100.000 ;
END
END chany_top_in[8]
PIN chany_top_in[9]
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 63.570 96.000 63.850 100.000 ;
END
END chany_top_in[9]
PIN chany_top_out[0]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 2.850 96.000 3.130 100.000 ;
END
END chany_top_out[0]
PIN chany_top_out[10]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 24.010 96.000 24.290 100.000 ;
END
END chany_top_out[10]
PIN chany_top_out[11]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 25.850 96.000 26.130 100.000 ;
END
END chany_top_out[11]
PIN chany_top_out[12]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 28.150 96.000 28.430 100.000 ;
END
END chany_top_out[12]
PIN chany_top_out[13]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 29.990 96.000 30.270 100.000 ;
END
END chany_top_out[13]
PIN chany_top_out[14]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 32.290 96.000 32.570 100.000 ;
END
END chany_top_out[14]
PIN chany_top_out[15]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 34.130 96.000 34.410 100.000 ;
END
END chany_top_out[15]
PIN chany_top_out[16]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 36.430 96.000 36.710 100.000 ;
END
END chany_top_out[16]
PIN chany_top_out[17]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 38.730 96.000 39.010 100.000 ;
END
END chany_top_out[17]
PIN chany_top_out[18]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 40.570 96.000 40.850 100.000 ;
END
END chany_top_out[18]
PIN chany_top_out[19]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 42.870 96.000 43.150 100.000 ;
END
END chany_top_out[19]
PIN chany_top_out[1]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 5.150 96.000 5.430 100.000 ;
END
END chany_top_out[1]
PIN chany_top_out[2]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 6.990 96.000 7.270 100.000 ;
END
END chany_top_out[2]
PIN chany_top_out[3]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 9.290 96.000 9.570 100.000 ;
END
END chany_top_out[3]
PIN chany_top_out[4]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 11.130 96.000 11.410 100.000 ;
END
END chany_top_out[4]
PIN chany_top_out[5]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 13.430 96.000 13.710 100.000 ;
END
END chany_top_out[5]
PIN chany_top_out[6]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 15.270 96.000 15.550 100.000 ;
END
END chany_top_out[6]
PIN chany_top_out[7]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 17.570 96.000 17.850 100.000 ;
END
END chany_top_out[7]
PIN chany_top_out[8]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 19.870 96.000 20.150 100.000 ;
END
END chany_top_out[8]
PIN chany_top_out[9]
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met2 ;
RECT 21.710 96.000 21.990 100.000 ;
END
END chany_top_out[9]
PIN gfpga_pad_EMBEDDED_IO_HD_SOC_DIR
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 41.520 4.000 42.120 ;
END
END gfpga_pad_EMBEDDED_IO_HD_SOC_DIR
PIN gfpga_pad_EMBEDDED_IO_HD_SOC_IN
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 57.840 4.000 58.440 ;
END
END gfpga_pad_EMBEDDED_IO_HD_SOC_IN
PIN gfpga_pad_EMBEDDED_IO_HD_SOC_OUT
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 74.840 4.000 75.440 ;
END
END gfpga_pad_EMBEDDED_IO_HD_SOC_OUT
PIN left_grid_pin_0_
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 24.520 4.000 25.120 ;
END
END left_grid_pin_0_
PIN prog_clk_0_E_in
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 82.000 36.760 86.000 37.360 ;
END
END prog_clk_0_E_in
PIN right_width_0_height_0__pin_0_
DIRECTION INPUT ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 0.000 8.200 4.000 8.800 ;
END
END right_width_0_height_0__pin_0_
PIN right_width_0_height_0__pin_1_lower
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 82.000 12.280 86.000 12.880 ;
END
END right_width_0_height_0__pin_1_lower
PIN right_width_0_height_0__pin_1_upper
DIRECTION OUTPUT TRISTATE ;
USE SIGNAL ;
PORT
LAYER met3 ;
RECT 82.000 87.080 86.000 87.680 ;
END
END right_width_0_height_0__pin_1_upper
PIN VPWR
DIRECTION INOUT ;
USE POWER ;
PORT
LAYER met4 ;
RECT 67.185 10.640 68.785 87.280 ;
END
END VPWR
PIN VPWR
DIRECTION INOUT ;
USE POWER ;
PORT
LAYER met4 ;
RECT 42.200 10.640 43.800 87.280 ;
END
END VPWR
PIN VPWR
DIRECTION INOUT ;
USE POWER ;
PORT
LAYER met4 ;
RECT 17.215 10.640 18.815 87.280 ;
END
END VPWR
PIN VGND
DIRECTION INOUT ;
USE GROUND ;
PORT
LAYER met4 ;
RECT 54.695 10.640 56.295 87.280 ;
END
END VGND
PIN VGND
DIRECTION INOUT ;
USE GROUND ;
PORT
LAYER met4 ;
RECT 29.705 10.640 31.305 87.280 ;
END
END VGND
OBS
LAYER li1 ;
RECT 5.520 10.795 80.040 87.125 ;
LAYER met1 ;
RECT 0.990 8.540 85.030 89.720 ;
LAYER met2 ;
RECT 1.570 95.720 2.570 96.000 ;
RECT 3.410 95.720 4.870 96.000 ;
RECT 5.710 95.720 6.710 96.000 ;
RECT 7.550 95.720 9.010 96.000 ;
RECT 9.850 95.720 10.850 96.000 ;
RECT 11.690 95.720 13.150 96.000 ;
RECT 13.990 95.720 14.990 96.000 ;
RECT 15.830 95.720 17.290 96.000 ;
RECT 18.130 95.720 19.590 96.000 ;
RECT 20.430 95.720 21.430 96.000 ;
RECT 22.270 95.720 23.730 96.000 ;
RECT 24.570 95.720 25.570 96.000 ;
RECT 26.410 95.720 27.870 96.000 ;
RECT 28.710 95.720 29.710 96.000 ;
RECT 30.550 95.720 32.010 96.000 ;
RECT 32.850 95.720 33.850 96.000 ;
RECT 34.690 95.720 36.150 96.000 ;
RECT 36.990 95.720 38.450 96.000 ;
RECT 39.290 95.720 40.290 96.000 ;
RECT 41.130 95.720 42.590 96.000 ;
RECT 43.430 95.720 44.430 96.000 ;
RECT 45.270 95.720 46.730 96.000 ;
RECT 47.570 95.720 48.570 96.000 ;
RECT 49.410 95.720 50.870 96.000 ;
RECT 51.710 95.720 53.170 96.000 ;
RECT 54.010 95.720 55.010 96.000 ;
RECT 55.850 95.720 57.310 96.000 ;
RECT 58.150 95.720 59.150 96.000 ;
RECT 59.990 95.720 61.450 96.000 ;
RECT 62.290 95.720 63.290 96.000 ;
RECT 64.130 95.720 65.590 96.000 ;
RECT 66.430 95.720 67.430 96.000 ;
RECT 68.270 95.720 69.730 96.000 ;
RECT 70.570 95.720 72.030 96.000 ;
RECT 72.870 95.720 73.870 96.000 ;
RECT 74.710 95.720 76.170 96.000 ;
RECT 77.010 95.720 78.010 96.000 ;
RECT 78.850 95.720 80.310 96.000 ;
RECT 81.150 95.720 82.150 96.000 ;
RECT 82.990 95.720 84.450 96.000 ;
RECT 1.020 4.280 85.000 95.720 ;
RECT 1.570 4.000 2.570 4.280 ;
RECT 3.410 4.000 4.870 4.280 ;
RECT 5.710 4.000 7.170 4.280 ;
RECT 8.010 4.000 9.010 4.280 ;
RECT 9.850 4.000 11.310 4.280 ;
RECT 12.150 4.000 13.610 4.280 ;
RECT 14.450 4.000 15.450 4.280 ;
RECT 16.290 4.000 17.750 4.280 ;
RECT 18.590 4.000 20.050 4.280 ;
RECT 20.890 4.000 21.890 4.280 ;
RECT 22.730 4.000 24.190 4.280 ;
RECT 25.030 4.000 26.490 4.280 ;
RECT 27.330 4.000 28.330 4.280 ;
RECT 29.170 4.000 30.630 4.280 ;
RECT 31.470 4.000 32.930 4.280 ;
RECT 33.770 4.000 34.770 4.280 ;
RECT 35.610 4.000 37.070 4.280 ;
RECT 37.910 4.000 39.370 4.280 ;
RECT 40.210 4.000 41.210 4.280 ;
RECT 42.050 4.000 43.510 4.280 ;
RECT 44.350 4.000 45.810 4.280 ;
RECT 46.650 4.000 47.650 4.280 ;
RECT 48.490 4.000 49.950 4.280 ;
RECT 50.790 4.000 52.250 4.280 ;
RECT 53.090 4.000 54.090 4.280 ;
RECT 54.930 4.000 56.390 4.280 ;
RECT 57.230 4.000 58.690 4.280 ;
RECT 59.530 4.000 60.530 4.280 ;
RECT 61.370 4.000 62.830 4.280 ;
RECT 63.670 4.000 65.130 4.280 ;
RECT 65.970 4.000 66.970 4.280 ;
RECT 67.810 4.000 69.270 4.280 ;
RECT 70.110 4.000 71.570 4.280 ;
RECT 72.410 4.000 73.410 4.280 ;
RECT 74.250 4.000 75.710 4.280 ;
RECT 76.550 4.000 78.010 4.280 ;
RECT 78.850 4.000 79.850 4.280 ;
RECT 80.690 4.000 82.150 4.280 ;
RECT 82.990 4.000 84.450 4.280 ;
LAYER met3 ;
RECT 4.400 90.760 82.000 91.625 ;
RECT 4.000 88.080 82.000 90.760 ;
RECT 4.000 86.680 81.600 88.080 ;
RECT 4.000 75.840 82.000 86.680 ;
RECT 4.400 74.440 82.000 75.840 ;
RECT 4.000 62.920 82.000 74.440 ;
RECT 4.000 61.520 81.600 62.920 ;
RECT 4.000 58.840 82.000 61.520 ;
RECT 4.400 57.440 82.000 58.840 ;
RECT 4.000 42.520 82.000 57.440 ;
RECT 4.400 41.120 82.000 42.520 ;
RECT 4.000 37.760 82.000 41.120 ;
RECT 4.000 36.360 81.600 37.760 ;
RECT 4.000 25.520 82.000 36.360 ;
RECT 4.400 24.120 82.000 25.520 ;
RECT 4.000 13.280 82.000 24.120 ;
RECT 4.000 11.880 81.600 13.280 ;
RECT 4.000 9.200 82.000 11.880 ;
RECT 4.400 8.335 82.000 9.200 ;
LAYER met4 ;
RECT 19.215 10.640 29.305 87.280 ;
RECT 31.705 10.640 41.800 87.280 ;
RECT 44.200 10.640 54.295 87.280 ;
END
END cby_0__1_
END LIBRARY