Skip to content

Latest commit

 

History

History
4 lines (4 loc) · 253 Bytes

README.md

File metadata and controls

4 lines (4 loc) · 253 Bytes

Prime-Number-Detector

It was a project for logic circuits course in Sharif University of Technology instructed by Mrs. Mohammadzadeh. 8 bit prime number detector written in verilog and tested on EPM7032SLC CPLD. It had to be limited to 32 macrocells.