New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

#

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

Jump to bottom

Add generic delay #37

Open

sgherbst opened this issue Jun 5, 2021 · 0 comments

Owner

sgherbst commented Jun 5, 2021

This can mainly be done by pulling in code from DragonPHY: https://github.com/StanfordVLSI/dragonphy2/blob/master/dragonphy/fpga_models/clk_delay_core.py

That delay is for a clock value signal (one cycle early), so it should probably be made more generic to handle both clock values and regular signals.

# for free to join this conversation on GitHub. Already have an account? # to comment