Skip to content

Commit ec18ba5

Browse files
visitorckwvisitorckw
committed
Fix incorrect alignment checks with C ext
According to the riscv-spec-v2.2 Chapter 12 page 67 [1], under the C extension, jump-related instructions should not trigger any misaligned instruction address exceptions. However, the current implementation checks whether the instruction address is aligned to 8, which is incorrect and could potentially cause a performance hit. This patch eliminates unnecessary misalignment checks for jump instructions when the C extension is enabled, aligning the behavior with the expected specification. Link: https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf [1]
1 parent cfa1c9f commit ec18ba5

File tree

2 files changed

+61
-64
lines changed

2 files changed

+61
-64
lines changed

‎src/emulate.c

+9-14
Original file line numberDiff line numberDiff line change
@@ -38,13 +38,14 @@ extern struct target_ops gdbstub_ops;
3838
#define IF_imm(i, v) (i->imm == v)
3939

4040
/* RISC-V exception code list */
41-
#define RV_EXCEPTION_LIST \
42-
_(insn_misaligned, 0) /* Instruction address misaligned */ \
43-
_(illegal_insn, 2) /* Illegal instruction */ \
44-
_(breakpoint, 3) /* Breakpoint */ \
45-
_(load_misaligned, 4) /* Load address misaligned */ \
46-
_(store_misaligned, 6) /* Store/AMO address misaligned */ \
47-
_(ecall_M, 11) /* Environment call from M-mode */
41+
#define RV_EXCEPTION_LIST \
42+
IIF(RV32_HAS(EXT_C)) \
43+
(, _(insn_misaligned, 0)) /* Instruction address misaligned */ \
44+
_(illegal_insn, 2) /* Illegal instruction */ \
45+
_(breakpoint, 3) /* Breakpoint */ \
46+
_(load_misaligned, 4) /* Load address misaligned */ \
47+
_(store_misaligned, 6) /* Store/AMO address misaligned */ \
48+
_(ecall_M, 11) /* Environment call from M-mode */
4849

4950
enum {
5051
#define _(type, code) rv_exception_code##type = code,
@@ -346,13 +347,7 @@ static block_t *block_find(const block_map_t *map, const uint32_t addr)
346347

347348
FORCE_INLINE bool insn_is_misaligned(uint32_t pc)
348349
{
349-
return (pc &
350-
#if RV32_HAS(EXT_C)
351-
0x1
352-
#else
353-
0x3
354-
#endif
355-
);
350+
return pc & 0x3;
356351
}
357352

358353
/* instruction length information for each RISC-V instruction */

‎src/rv32_template.c

+52-50
Original file line numberDiff line numberDiff line change
@@ -142,7 +142,9 @@ RVOP(
142142
if (ir->rd)
143143
rv->X[ir->rd] = pc + 4;
144144
/* check instruction misaligned */
145+
#if !RV32_HAS(EXT_C)
145146
RV_EXC_MISALIGN_HANDLER(pc, insn, false, 0);
147+
#endif
146148
struct rv_insn *taken = ir->branch_taken;
147149
if (taken) {
148150
#if RV32_HAS(JIT)
@@ -213,7 +215,9 @@ RVOP(
213215
if (ir->rd)
214216
rv->X[ir->rd] = pc + 4;
215217
/* check instruction misaligned */
218+
#if !RV32_HAS(EXT_C)
216219
RV_EXC_MISALIGN_HANDLER(pc, insn, false, 0);
220+
#endif
217221
#if !RV32_HAS(JIT)
218222
LOOKUP_OR_UPDATE_BRANCH_HISTORY_TABLE();
219223
#endif
@@ -238,51 +242,54 @@ RVOP(
238242
(type) x cond (type) y
239243
/* clang-format on */
240244

241-
#define BRANCH_FUNC(type, cond) \
242-
const uint32_t pc = PC; \
243-
if (BRANCH_COND(type, rv->X[ir->rs1], rv->X[ir->rs2], cond)) { \
244-
is_branch_taken = false; \
245-
struct rv_insn *untaken = ir->branch_untaken; \
246-
if (!untaken) \
247-
goto nextop; \
248-
IIF(RV32_HAS(JIT)) \
249-
({ \
250-
block_t *block = cache_get(rv->block_cache, PC + 4); \
251-
if (!block) { \
252-
ir->branch_untaken = NULL; \
253-
goto nextop; \
254-
} \
255-
untaken = ir->branch_untaken = block->ir_head; \
256-
if (cache_hot(rv->block_cache, PC + 4)) \
257-
goto nextop; \
258-
}, ); \
259-
PC += 4; \
260-
last_pc = PC; \
261-
MUST_TAIL return untaken->impl(rv, untaken, cycle, PC); \
262-
} \
263-
is_branch_taken = true; \
264-
PC += ir->imm; \
265-
/* check instruction misaligned */ \
266-
RV_EXC_MISALIGN_HANDLER(pc, insn, false, 0); \
267-
struct rv_insn *taken = ir->branch_taken; \
268-
if (taken) { \
269-
IIF(RV32_HAS(JIT)) \
270-
({ \
271-
block_t *block = cache_get(rv->block_cache, PC); \
272-
if (!block) { \
273-
ir->branch_taken = NULL; \
274-
goto end_insn; \
275-
} \
276-
taken = ir->branch_taken = block->ir_head; \
277-
if (cache_hot(rv->block_cache, PC)) \
278-
goto end_insn; \
279-
}, ); \
280-
last_pc = PC; \
281-
MUST_TAIL return taken->impl(rv, taken, cycle, PC); \
282-
} \
283-
end_insn: \
284-
rv->csr_cycle = cycle; \
285-
rv->PC = PC; \
245+
#define BRANCH_FUNC(type, cond) \
246+
IIF(RV32_HAS(EXT_C)) \
247+
(, const uint32_t pc = \
248+
PC;) if (BRANCH_COND(type, rv->X[ir->rs1], rv->X[ir->rs2], cond)) \
249+
{ \
250+
is_branch_taken = false; \
251+
struct rv_insn *untaken = ir->branch_untaken; \
252+
if (!untaken) \
253+
goto nextop; \
254+
IIF(RV32_HAS(JIT)) \
255+
({ \
256+
block_t *block = cache_get(rv->block_cache, PC + 4); \
257+
if (!block) { \
258+
ir->branch_untaken = NULL; \
259+
goto nextop; \
260+
} \
261+
untaken = ir->branch_untaken = block->ir_head; \
262+
if (cache_hot(rv->block_cache, PC + 4)) \
263+
goto nextop; \
264+
}, ); \
265+
PC += 4; \
266+
last_pc = PC; \
267+
MUST_TAIL return untaken->impl(rv, untaken, cycle, PC); \
268+
} \
269+
is_branch_taken = true; \
270+
PC += ir->imm; \
271+
/* check instruction misaligned */ \
272+
IIF(RV32_HAS(EXT_C)) \
273+
(, RV_EXC_MISALIGN_HANDLER(pc, insn, false, 0);) struct rv_insn *taken = \
274+
ir->branch_taken; \
275+
if (taken) { \
276+
IIF(RV32_HAS(JIT)) \
277+
({ \
278+
block_t *block = cache_get(rv->block_cache, PC); \
279+
if (!block) { \
280+
ir->branch_taken = NULL; \
281+
goto end_insn; \
282+
} \
283+
taken = ir->branch_taken = block->ir_head; \
284+
if (cache_hot(rv->block_cache, PC)) \
285+
goto end_insn; \
286+
}, ); \
287+
last_pc = PC; \
288+
MUST_TAIL return taken->impl(rv, taken, cycle, PC); \
289+
} \
290+
end_insn: \
291+
rv->csr_cycle = cycle; \
292+
rv->PC = PC; \
286293
return true;
287294

288295
/* In RV32I and RV64I, if the branch is taken, set pc = pc + offset, where
@@ -1815,7 +1822,6 @@ RVOP(
18151822
{
18161823
rv->X[rv_reg_ra] = PC + 2;
18171824
PC += ir->imm;
1818-
RV_EXC_MISALIGN_HANDLER(PC, insn, true, 0);
18191825
struct rv_insn *taken = ir->branch_taken;
18201826
if (taken) {
18211827
#if RV32_HAS(JIT)
@@ -1981,7 +1987,6 @@ RVOP(
19811987
cj,
19821988
{
19831989
PC += ir->imm;
1984-
RV_EXC_MISALIGN_HANDLER(PC, insn, true, 0);
19851990
struct rv_insn *taken = ir->branch_taken;
19861991
if (taken) {
19871992
#if RV32_HAS(JIT)
@@ -2158,7 +2163,6 @@ RVOP(
21582163
clwsp,
21592164
{
21602165
const uint32_t addr = rv->X[rv_reg_sp] + ir->imm;
2161-
RV_EXC_MISALIGN_HANDLER(3, load, true, 1);
21622166
rv->X[ir->rd] = rv->io.mem_read_w(addr);
21632167
},
21642168
GEN({
@@ -2224,7 +2228,6 @@ RVOP(
22242228
const int32_t jump_to = rv->X[ir->rs1];
22252229
rv->X[rv_reg_ra] = PC + 2;
22262230
PC = jump_to;
2227-
RV_EXC_MISALIGN_HANDLER(PC, insn, true, 0);
22282231
#if !RV32_HAS(JIT)
22292232
LOOKUP_OR_UPDATE_BRANCH_HISTORY_TABLE();
22302233
#endif
@@ -2262,7 +2265,6 @@ RVOP(
22622265
cswsp,
22632266
{
22642267
const uint32_t addr = rv->X[rv_reg_sp] + ir->imm;
2265-
RV_EXC_MISALIGN_HANDLER(3, store, true, 1);
22662268
rv->io.mem_write_w(addr, rv->X[ir->rs2]);
22672269
},
22682270
GEN({

0 commit comments

Comments
 (0)