Skip to content
New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

Protocol annotations #31

Open
tannewt opened this issue Nov 1, 2022 · 2 comments
Open

Protocol annotations #31

tannewt opened this issue Nov 1, 2022 · 2 comments
Labels
enhancement New feature or request

Comments

@tannewt
Copy link

tannewt commented Nov 1, 2022

Any thoughts about how to include higher level markers and annotations? I'm interested in processing VCD files to produce higher level annotations like I2C and SPI transactions. (Something along the lines of sigrok or gtkwave filters but using vcdrom) Ideally they'd be output by python vcd analyzer plugins. Thanks!

@drom
Copy link
Member

drom commented Jan 5, 2023

I have started adding some universal immediate markers like:
{clock,valid}, {clock,valid,ready}

image

I want to keep marker functionality as generic as possible.

@drom
Copy link
Member

drom commented Jan 5, 2023

I also see, several distinct modeling domains that need different approach:

  1. RTL simulation: 0/1/x/z/... levels, multi-bit buses, with dedicated clock signal (like example above)
  2. Digital IO: more of I2C, SPI, Logic-analyzer Sigrok territory. with 20 / 80% threshold, hysteresis, single-bit signals, clock recovery, etc.
  3. LVDS (high speed) differential, eye patters, Jitter, ...
  4. Analog (Low speed), Audio, filtering, FFT, ...
  5. RF, complex, S-parameters

@drom drom added the enhancement New feature or request label Jan 5, 2023
# for free to join this conversation on GitHub. Already have an account? # to comment
Labels
enhancement New feature or request
Projects
None yet
Development

No branches or pull requests

2 participants