-
Notifications
You must be signed in to change notification settings - Fork 2
/
Copy pathrom_buffer.vhd
182 lines (170 loc) · 10.3 KB
/
rom_buffer.vhd
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
-- VHDL netlist generated by SCUBA Diamond (64-bit) 3.10.2.115
-- Module Version: 6.5
--D:\lscc\diamond\3.10_x64\ispfpga\bin\nt64\scuba.exe -w -n rom_buffer -lang vhdl -synth synplify -bus_exp 7 -bb -arch xo2c00 -type bram -wp 10 -rp 0011 -rdata_width 16 -data_width 16 -num_rows 256 -outdata REGISTERED -cascade -1 -resetmode SYNC -sync_reset -mem_init0
-- Tue Jun 12 08:23:06 2018
library IEEE;
use IEEE.std_logic_1164.all;
-- synopsys translate_off
library MACHXO2;
use MACHXO2.components.all;
-- synopsys translate_on
entity rom_buffer is
port (
WrAddress: in std_logic_vector(7 downto 0);
RdAddress: in std_logic_vector(7 downto 0);
Data: in std_logic_vector(15 downto 0);
WE: in std_logic;
RdClock: in std_logic;
RdClockEn: in std_logic;
Reset: in std_logic;
WrClock: in std_logic;
WrClockEn: in std_logic;
Q: out std_logic_vector(15 downto 0));
end rom_buffer;
architecture Structure of rom_buffer is
-- internal signal declarations
signal scuba_vhi: std_logic;
signal scuba_vlo: std_logic;
-- local component declarations
component VHI
port (Z: out std_logic);
end component;
component VLO
port (Z: out std_logic);
end component;
component PDPW8KC
generic (INIT_DATA : in String; INITVAL_1F : in String;
INITVAL_1E : in String; INITVAL_1D : in String;
INITVAL_1C : in String; INITVAL_1B : in String;
INITVAL_1A : in String; INITVAL_19 : in String;
INITVAL_18 : in String; INITVAL_17 : in String;
INITVAL_16 : in String; INITVAL_15 : in String;
INITVAL_14 : in String; INITVAL_13 : in String;
INITVAL_12 : in String; INITVAL_11 : in String;
INITVAL_10 : in String; INITVAL_0F : in String;
INITVAL_0E : in String; INITVAL_0D : in String;
INITVAL_0C : in String; INITVAL_0B : in String;
INITVAL_0A : in String; INITVAL_09 : in String;
INITVAL_08 : in String; INITVAL_07 : in String;
INITVAL_06 : in String; INITVAL_05 : in String;
INITVAL_04 : in String; INITVAL_03 : in String;
INITVAL_02 : in String; INITVAL_01 : in String;
INITVAL_00 : in String; ASYNC_RESET_RELEASE : in String;
RESETMODE : in String; GSR : in String;
CSDECODE_R : in String; CSDECODE_W : in String;
REGMODE : in String; DATA_WIDTH_R : in Integer;
DATA_WIDTH_W : in Integer);
port (DI17: in std_logic; DI16: in std_logic;
DI15: in std_logic; DI14: in std_logic;
DI13: in std_logic; DI12: in std_logic;
DI11: in std_logic; DI10: in std_logic; DI9: in std_logic;
DI8: in std_logic; DI7: in std_logic; DI6: in std_logic;
DI5: in std_logic; DI4: in std_logic; DI3: in std_logic;
DI2: in std_logic; DI1: in std_logic; DI0: in std_logic;
ADW8: in std_logic; ADW7: in std_logic;
ADW6: in std_logic; ADW5: in std_logic;
ADW4: in std_logic; ADW3: in std_logic;
ADW2: in std_logic; ADW1: in std_logic;
ADW0: in std_logic; BE1: in std_logic; BE0: in std_logic;
CEW: in std_logic; CLKW: in std_logic; CSW2: in std_logic;
CSW1: in std_logic; CSW0: in std_logic;
ADR12: in std_logic; ADR11: in std_logic;
ADR10: in std_logic; ADR9: in std_logic;
ADR8: in std_logic; ADR7: in std_logic;
ADR6: in std_logic; ADR5: in std_logic;
ADR4: in std_logic; ADR3: in std_logic;
ADR2: in std_logic; ADR1: in std_logic;
ADR0: in std_logic; CER: in std_logic; OCER: in std_logic;
CLKR: in std_logic; CSR2: in std_logic;
CSR1: in std_logic; CSR0: in std_logic; RST: in std_logic;
DO17: out std_logic; DO16: out std_logic;
DO15: out std_logic; DO14: out std_logic;
DO13: out std_logic; DO12: out std_logic;
DO11: out std_logic; DO10: out std_logic;
DO9: out std_logic; DO8: out std_logic;
DO7: out std_logic; DO6: out std_logic;
DO5: out std_logic; DO4: out std_logic;
DO3: out std_logic; DO2: out std_logic;
DO1: out std_logic; DO0: out std_logic);
end component;
attribute MEM_LPC_FILE : string;
attribute MEM_INIT_FILE : string;
attribute MEM_LPC_FILE of rom_buffer_0_0_0 : label is "rom_buffer.lpc";
attribute MEM_INIT_FILE of rom_buffer_0_0_0 : label is "INIT_ALL_0s";
attribute NGD_DRC_MASK : integer;
attribute NGD_DRC_MASK of Structure : architecture is 1;
begin
-- component instantiation statements
scuba_vhi_inst: VHI
port map (Z=>scuba_vhi);
scuba_vlo_inst: VLO
port map (Z=>scuba_vlo);
rom_buffer_0_0_0: PDPW8KC
generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC",
INITVAL_1F=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_1E=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_1D=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_1C=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_1B=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_1A=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_19=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_18=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_17=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_16=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_15=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_14=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_13=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_12=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_11=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_10=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_0F=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_0E=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_0D=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_0C=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_0B=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_0A=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_09=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_08=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_07=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_06=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_05=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_04=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_03=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_02=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_01=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
INITVAL_00=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
CSDECODE_R=> "0b000", CSDECODE_W=> "0b001", GSR=> "ENABLED",
RESETMODE=> "SYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=> 18,
DATA_WIDTH_W=> 18)
port map (DI17=>scuba_vlo, DI16=>scuba_vlo, DI15=>Data(15),
DI14=>Data(14), DI13=>Data(13), DI12=>Data(12),
DI11=>Data(11), DI10=>Data(10), DI9=>Data(9), DI8=>Data(8),
DI7=>Data(7), DI6=>Data(6), DI5=>Data(5), DI4=>Data(4),
DI3=>Data(3), DI2=>Data(2), DI1=>Data(1), DI0=>Data(0),
ADW8=>scuba_vlo, ADW7=>WrAddress(7), ADW6=>WrAddress(6),
ADW5=>WrAddress(5), ADW4=>WrAddress(4), ADW3=>WrAddress(3),
ADW2=>WrAddress(2), ADW1=>WrAddress(1), ADW0=>WrAddress(0),
BE1=>scuba_vhi, BE0=>scuba_vhi, CEW=>WrClockEn,
CLKW=>WrClock, CSW2=>scuba_vlo, CSW1=>scuba_vlo, CSW0=>WE,
ADR12=>scuba_vlo, ADR11=>RdAddress(7), ADR10=>RdAddress(6),
ADR9=>RdAddress(5), ADR8=>RdAddress(4), ADR7=>RdAddress(3),
ADR6=>RdAddress(2), ADR5=>RdAddress(1), ADR4=>RdAddress(0),
ADR3=>scuba_vlo, ADR2=>scuba_vlo, ADR1=>scuba_vlo,
ADR0=>scuba_vlo, CER=>RdClockEn, OCER=>RdClockEn,
CLKR=>RdClock, CSR2=>scuba_vlo, CSR1=>scuba_vlo,
CSR0=>scuba_vlo, RST=>Reset, DO17=>Q(8), DO16=>Q(7),
DO15=>Q(6), DO14=>Q(5), DO13=>Q(4), DO12=>Q(3), DO11=>Q(2),
DO10=>Q(1), DO9=>Q(0), DO8=>open, DO7=>open, DO6=>Q(15),
DO5=>Q(14), DO4=>Q(13), DO3=>Q(12), DO2=>Q(11), DO1=>Q(10),
DO0=>Q(9));
end Structure;
-- synopsys translate_off
library MACHXO2;
configuration Structure_CON of rom_buffer is
for Structure
for all:VHI use entity MACHXO2.VHI(V); end for;
for all:VLO use entity MACHXO2.VLO(V); end for;
for all:PDPW8KC use entity MACHXO2.PDPW8KC(V); end for;
end for;
end Structure_CON;
-- synopsys translate_on