-
Notifications
You must be signed in to change notification settings - Fork 408
Issues: verilog-to-routing/vtr-verilog-to-routing
New issue
Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? # to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
[Pack][Timing] Pre-Cluster Timing Analysis May Not Be Aware of Molecules
#2972
opened Apr 11, 2025 by
AlexandreSinger
Improve NoC arch tag documentation, and add ability to use equations in NoC tags
#2948
opened Mar 21, 2025 by
vaughnbetz
VTR standard benchmarks behave abnormally with '-parser system-verilog'
#2922
opened Mar 4, 2025 by
Junius00
Use of Equivalent Sites Ambiguates PB Type Usage in Place and Route
#2888
opened Feb 7, 2025 by
petergrossmann21
[Pack] List of Feasible Candidates Should be a Priority Queue
#2859
opened Jan 14, 2025 by
AlexandreSinger
System Verilog support is broken due to compilation error in F4PGA plugin
#2821
opened Nov 21, 2024 by
MohamedElgammal
Wire lookahead runtime scales poorly with number of switch/segment types
#2811
opened Nov 15, 2024 by
petergrossmann21
Previous Next
ProTip!
Mix and match filters to narrow down what you’re looking for.