Skip to content

Commit

Permalink
add zcb tests in ci, set arch-test version
Browse files Browse the repository at this point in the history
Signed-off-by: Abdul Wadood <abdulwadood.afzal88@gmail.com>
  • Loading branch information
Abdulwadoodd committed May 17, 2024
1 parent 77d54fd commit bd446c5
Show file tree
Hide file tree
Showing 5 changed files with 8 additions and 5 deletions.
5 changes: 3 additions & 2 deletions .github/workflows/arch-tests.yml
Original file line number Diff line number Diff line change
Expand Up @@ -21,7 +21,7 @@ jobs:
run: |
sudo xargs apt-get install -y < .github/workflows/apt-packages.txt
pip3 install git+https://github.com/riscv/riscof.git
wget -c https://github.com/riscv-collab/riscv-gnu-toolchain/releases/download/2023.12.20/riscv64-elf-ubuntu-22.04-gcc-nightly-2023.12.20-nightly.tar.gz
wget -c https://github.com/riscv-collab/riscv-gnu-toolchain/releases/download/2024.04.12/riscv64-elf-ubuntu-22.04-gcc-nightly-2024.04.12-nightly.tar.gz
tar -xzf riscv64-elf-ubuntu-22.04-gcc-nightly-2023.12.20-nightly.tar.gz
echo $GITHUB_WORKSPACE/riscv/bin >> $GITHUB_PATH
Expand All @@ -38,7 +38,8 @@ jobs:
- name: Init arch-tests
run: |
cd ci-tests/riscof
riscof arch-test --clone
git clone https://github.com/riscv-non-isa/riscv-arch-test
cd riscv-arch-test && git fetch --tags && git checkout tags/3.8.10
- name: Run RV32E
run: |
Expand Down
2 changes: 1 addition & 1 deletion ci-tests/riscof/sail_cSim/riscof_sail_cSim.py
Original file line number Diff line number Diff line change
Expand Up @@ -134,7 +134,7 @@ def runTests(self, testList, cgf_file=None):
sig_file = os.path.join(test_dir, self.name[:-1] + ".signature")

# execute += self.sail_exe[self.xlen] + ' --test-signature={0} {1} > {2}.log 2>&1;'.format(sig_file, elf, test_name)
execute += self.sail_exe[self.xlen] + ' --no-trace --test-signature={0} {1} > /dev/null;'.format(sig_file, elf)
execute += self.sail_exe[self.xlen] + ' --enable-zcb --no-trace --test-signature={0} {1} > /dev/null;'.format(sig_file, elf)

make.add_target(execute)
make.execute_all(self.work_dir)
2 changes: 2 additions & 0 deletions ci-tests/riscof/spike/riscof_spike.py
Original file line number Diff line number Diff line change
Expand Up @@ -128,6 +128,8 @@ def build(self, isa_yaml, platform_yaml):
self.isa += '_zicond'
if "Zicboz" in ispec["ISA"]:
self.isa += '_zicboz'
if "Zfa" in ispec["ISA"]:
self.isa += '_zfa'

def runTests(self, testList):

Expand Down
2 changes: 1 addition & 1 deletion ci-tests/riscof/spike/spike_isa32.yaml
Original file line number Diff line number Diff line change
@@ -1,6 +1,6 @@
hart_ids: [0]
hart0:
ISA: RV32IMAFDCZicsr_Zicond_Zifencei_Zba_Zbb_Zbc_Zbs
ISA: RV32IMAFDCZicsr_Zicond_Zifencei_Zca_Zcb_Zba_Zbb_Zbc_Zbs
physical_addr_sz: 32
User_Spec_Version: '2.3'
supported_xlen: [32]
Expand Down
2 changes: 1 addition & 1 deletion ci-tests/riscof/spike/spike_isa64.yaml
Original file line number Diff line number Diff line change
@@ -1,6 +1,6 @@
hart_ids: [0]
hart0:
ISA: RV64IMAFDCZicsr_Zicond_Zifencei_Zba_Zbb_Zbc_Zbs
ISA: RV64IMAFDCZicsr_Zicond_Zifencei_Zca_Zcb_Zba_Zbb_Zbc_Zbs
physical_addr_sz: 56
User_Spec_Version: '2.3'
supported_xlen: [64]
Expand Down

0 comments on commit bd446c5

Please # to comment.