💤
school
An ICT Phd Student.
-
Chinese Academy of Sciences
- BeiJing, China
-
10:55
(UTC -12:00)
Pinned Loading
-
chipyard
chipyard PublicForked from ucb-bar/chipyard
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Scala 1
-
rocket-chip-fpga-shells
rocket-chip-fpga-shells PublicForked from chipsalliance/rocket-chip-fpga-shells
Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
Scala 1
-
FireMarshal
FireMarshal PublicForked from firesim/FireMarshal
Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
Python
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.