Skip to content

Issues: abs-tudelft/fletcher

New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

Please switch from setup-ghdl-ci to setup-ghdl bug Something isn't working
#291 opened Jan 12, 2025 by Paebbels
Remove REG_WIDTH from AxiTop fletchgen Fletchgen related issue
#266 opened Jan 11, 2021 by johanpel
Mismatch between bus address width and addresses passed through vhdmmio bug Something isn't working fletchgen Fletchgen related issue
#243 opened Sep 28, 2020 by johanpel
AXI read/write converter broken when slices depth > 0 bug Something isn't working lang:vhdl VHDL related issue
#164 opened Jul 18, 2019 by johanpel
Wrap AxiTop into an AxiTopSim for simulation enhancement New feature or request fletchgen Fletchgen related issue
#135 opened Jun 27, 2019 by johanpel
Prevent ambiguity among Arrow data stream signals hardware Hardware related issue
#123 opened Jun 6, 2019 by johanpel
Multi-clock domain support incomplete enhancement New feature or request hardware Hardware related issue
#93 opened Dec 6, 2018 by jvanstraten
Arrow implicit null bitmap is not propagated during run time enhancement New feature or request hardware Hardware related issue runtime Runtime related issue
#66 opened Oct 15, 2018 by johanpel
ProTip! Adding no:label will show everything without a label.