Skip to content
/ EC206_DSDLAB Public

Verilog codes that are discussed in EC206 - DSD LAB

1 star 0 forks Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

amcny/EC206_DSDLAB

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

16 Commits
README.md
README.md
 
 
all_gates.v
all_gates.v
 
 
all_gates_tb.v
all_gates_tb.v
 
 
and_2.v
and_2.v
 
 
and_2_tb.v
and_2_tb.v
 
 
boolexp_1.v
boolexp_1.v
 
 
boolexp_1_tb.v
boolexp_1_tb.v
 
 
boolexp_2.v
boolexp_2.v
 
 
boolexp_2_tb.v
boolexp_2_tb.v
 
 
boolexp_3.v
boolexp_3.v
 
 
boolexp_3_tb.v
boolexp_3_tb.v
 
 
boolexp_4.v
boolexp_4.v
 
 
boolexp_4_new.v
boolexp_4_new.v
 
 
boolexp_4_new_tb.v
boolexp_4_new_tb.v
 
 
boolexp_5.v
boolexp_5.v
 
 
boolexp_5_tb.v
boolexp_5_tb.v
 
 
counter.v
counter.v
 
 
counter_tb.v
counter_tb.v
 
 
csa_8bit.v
csa_8bit.v
 
 
csa_8bit_tb.v
csa_8bit_tb.v
 
 
d_ff.v
d_ff.v
 
 
d_ff_tb.v
d_ff_tb.v
 
 
decoder_24.v
decoder_24.v
 
 
decoder_24_tb.v
decoder_24_tb.v
 
 
encoder83.v
encoder83.v
 
 
encoder83_tb.v
encoder83_tb.v
 
 
encoder_83.v
encoder_83.v
 
 
encoder_83_tb.v
encoder_83_tb.v
 
 
full_adder.v
full_adder.v
 
 
full_adder_tb.v
full_adder_tb.v
 
 
full_subtractor.v
full_subtractor.v
 
 
full_subtractor_tb.v
full_subtractor_tb.v
 
 
half_adder.v
half_adder.v
 
 
half_adder_tb.v
half_adder_tb.v
 
 
half_subtractor.v
half_subtractor.v
 
 
half_subtractor_tb.v
half_subtractor_tb.v
 
 
multibit_mux21.v
multibit_mux21.v
 
 
multiplexer.v
multiplexer.v
 
 
mux161_tb.v
mux161_tb.v
 
 
mux41.v
mux41.v
 
 
mux_161.v
mux_161.v
 
 
mux_21.v
mux_21.v
 
 
mux_41.v
mux_41.v
 
 
mux_41_tb.v
mux_41_tb.v
 
 
nand_2.v
nand_2.v
 
 
nand_2_tb.v
nand_2_tb.v
 
 
nor_2.v
nor_2.v
 
 
nor_2_tb.v
nor_2_tb.v
 
 
not_gate.v
not_gate.v
 
 
not_gate_tb.v
not_gate_tb.v
 
 
or_2_tb.v
or_2_tb.v
 
 
or_2_test.v
or_2_test.v
 
 
rca_16bit.v
rca_16bit.v
 
 
rca_16bit_tb.v
rca_16bit_tb.v
 
 
rca_4_bit.v
rca_4_bit.v
 
 
rca_4_bit_tb.v
rca_4_bit_tb.v
 
 
rca_4bit.v
rca_4bit.v
 
 
rca_4bit_tb.v
rca_4bit_tb.v
 
 
rca_8bit.v
rca_8bit.v
 
 
rca_8bit_tb.v
rca_8bit_tb.v
 
 
rca_behavioral.v
rca_behavioral.v
 
 
rca_behavioral_tb.v
rca_behavioral_tb.v
 
 
t_ff.v
t_ff.v
 
 
t_ff_c.v
t_ff_c.v
 
 
t_ff_tb.v
t_ff_tb.v
 
 
usr.v
usr.v
 
 
usr_tb.v
usr_tb.v
 
 
xnor_2.v
xnor_2.v
 
 
xnor_2_tb.v
xnor_2_tb.v
 
 
xor_2.v
xor_2.v
 
 
xor_2_tb.v
xor_2_tb.v
 
 

Repository files navigation

EC206_DSDLAB

Verilog codes that are discussed in EC206 - DSD LAB

About

Verilog codes that are discussed in EC206 - DSD LAB

Resources

Readme
Activity

Stars

1 star

Watchers

1 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

No packages published

Languages