Skip to content
New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

scripts: adi_env: Update Vivado to 2024.2 version #1571

Open
wants to merge 3 commits into
base: main
Choose a base branch
from

Conversation

ladace
Copy link
Contributor

@ladace ladace commented Feb 3, 2025

PR Description

Update Xilinx tools to 2024.2 version

PR Type

  • Bug fix (change that fixes an issue)
  • New feature (change that adds new functionality)
  • Breaking change (has dependencies in other repos or will cause CI to fail)

PR Checklist

  • I have followed the code style guidelines
  • I have performed a self-review of changes
  • I have compiled all hdl projects and libraries affected by this PR
  • I have tested in hardware affected projects, at least on relevant boards
  • I have commented my code, at least hard-to-understand parts
  • I have signed off all commits from this PR
  • I have updated the documentation (wiki pages, ReadMe files, Copyright etc)
  • I have not introduced new Warnings/Critical Warnings on compilation
  • I have added new hdl testbenches or updated existing ones

@ladace
Copy link
Contributor Author

ladace commented Mar 10, 2025

V1:

  • Fix for CRITICAL WARNING 19-991
  • Fix for CRITICAL WARNING 19-1965

Comment on lines +21 to +23
set_property used_in_simulation false [get_files ./../scripts/adi_xilinx_device_info_enc.tcl]
set_property used_in_synthesis false [get_files ./bd/bd.tcl]
set_property used_in_synthesis false [get_files ./../scripts/adi_xilinx_device_info_enc.tcl]
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Wouldn't it be better if it was written with the $ad_hdl_dir, since it anyway is used at line 8?

Suggested change
set_property used_in_simulation false [get_files ./../scripts/adi_xilinx_device_info_enc.tcl]
set_property used_in_synthesis false [get_files ./bd/bd.tcl]
set_property used_in_synthesis false [get_files ./../scripts/adi_xilinx_device_info_enc.tcl]
set_property used_in_simulation false [get_files $ad_hdl_dir/library/scripts/adi_xilinx_device_info_enc.tcl]
set_property used_in_synthesis false [get_files ./bd/bd.tcl]
set_property used_in_synthesis false [get_files $ad_hdl_dir/library/scripts/adi_xilinx_device_info_enc.tcl]

@bia1708
Copy link
Collaborator

bia1708 commented Mar 12, 2025

RetriggerCI

@ladace ladace force-pushed the dev_vivado_2024_2 branch from 61363bb to a5fc727 Compare March 19, 2025 16:13
@ladace
Copy link
Contributor Author

ladace commented Mar 19, 2025

V2:

  • Fix for CRITICAL WARNING 19-1965 by modifying scripts/adi_ip_xilinx.tcl

ladace added 3 commits March 24, 2025 17:32
Signed-off-by: Liviu 'Ceshu' Adace <liviu.adace@analog.com>
Fixes for:
CRITICAL WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'bd/bd.tcl' found in file group 'Synthesis'.
CRITICAL WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'bd/bd.tcl' found in file group 'Simulation'.

Signed-off-by: Liviu 'Ceshu' Adace <liviu.adace@analog.com>
Fixes for:
CRITICAL WARNING: [IP_Flow 19-1965] Bus Interface 'xyz': A port map to the required logical port "abc" of the bus abstraction "analog.com:interface:'interface':1.0" is missing.

Signed-off-by: Liviu 'Ceshu' Adace <liviu.adace@analog.com>
@ladace ladace requested a review from LBFFilho as a code owner March 24, 2025 15:36
@ladace ladace force-pushed the dev_vivado_2024_2 branch from c066c77 to 04bc41e Compare March 24, 2025 15:37
# for free to join this conversation on GitHub. Already have an account? # to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants