gateware-20230529

On par with reSID

* Keep control registers in sync with waveforms for two SIDs
* Keep within timing budget of 20 FPGA cycles per phi2 cycle

With the notable exception of the filter, this should now be on par with
reSID in VICE.