Skip to content

Issues: edaa-org/pyEDAA.ProjectModel

New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

#

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

26 Open 7 Closed
26 Open 7 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Bad coding Bug Something isn't working
#67 opened Jan 12, 2024 by Paebbels
@Paebbels
VHDLLibraries in FileSet?
#66 opened Nov 30, 2023 by RasmusGOlsen
ExternalVHDLLibrary incomplete type hint
#65 opened Nov 30, 2023 by RasmusGOlsen
Missing method to add ExternalVHDLLibrary Enhancement New feature or request
#64 opened Nov 30, 2023 by RasmusGOlsen
2
Verilog needs library, and include file information
#63 opened Oct 17, 2023 by RasmusGOlsen
1
Create a design without the default fileset Question Further information is requested
#62 opened Oct 8, 2023 by RasmusGOlsen
1
How to get files from Project, Design and Fileset Enhancement New feature or request Question Further information is requested
#61 opened Oct 6, 2023 by RasmusGOlsen
1
How to get top levels of a project? Enhancement New feature or request
#60 opened Oct 5, 2023 by RasmusGOlsen
3
Exception when Setting default fileset in design Bug Something isn't working Question Further information is requested
#59 opened Oct 4, 2023 by RasmusGOlsen
3
The Design class' function AddVHDLLibrary doesn't add anything Bug Something isn't working
#58 opened Oct 4, 2023 by RasmusGOlsen
1
pySVModel 0.4 compatibility issue
#57 opened Aug 21, 2023 by RasmusGOlsen
1
Files are duplicated in file set Bug Something isn't working
#56 opened Aug 9, 2023 by RasmusGOlsen
1
Attribute Error in FileSet class Question Further information is requested
#55 opened Aug 7, 2023 by RasmusGOlsen
6
How can I specify File attributes? Enhancement New feature or request Question Further information is requested
#53 opened Jul 28, 2023 by RasmusGOlsen
2
Why Should Verilog and SystemVerilog source file be split in two classes?
#51 opened Jun 19, 2023 by RasmusGOlsen
5
Verilog include file is missing Bug Something isn't working
#50 opened Jun 19, 2023 by RasmusGOlsen
4
Questions about the design and fileset in the project module Question Further information is requested
#49 opened Jun 18, 2023 by RasmusGOlsen
14
Add support for SystemRDL source files Enhancement New feature or request Question Further information is requested
#47 opened Jun 18, 2023 by RasmusGOlsen
7
Error parsing an XPR file Bug Something isn't working
#46 opened Mar 10, 2022 by Paebbels
@stefanunrein
Merging/combining multiple projects Enhancement New feature or request
#26 opened Nov 1, 2021 by umarcor
[CI] Create a script to use the pull-request text as release text Enhancement New feature or request
#20 opened Oct 17, 2021 by umarcor
[External Tracking] Sphinx doesn't generate documentation for classes derived from metaclasses with type hints Bug Something isn't working Documentation Improvements or additions to documentation
#10 opened Oct 3, 2021 by Paebbels
[File Type] Add more file types Enhancement New feature or request
#8 opened Oct 2, 2021 by Paebbels
[Feature] File Attributes Enhancement New feature or request
#7 opened Oct 2, 2021 by Paebbels
[Feature] Related files to files Enhancement New feature or request
#6 opened Oct 2, 2021 by Paebbels
ProTip! Add no:assignee to see everything that’s not assigned.