New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

#

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

Jump to bottom

Add testing for 0-width input and output ports #9

Open

mkorbel1 opened this issue Feb 8, 2023 · 0 comments

Contributor

mkorbel1 commented Feb 8, 2023

Testing for 0-width ports it blocked pending intel/rohd#57.

Some code for testing it is already started in cosim_test.dart.

mkorbel1 mentioned this issue

Consts that inferWidth to 0-width generate SystemVerilog with 0-width intel/rohd#527

Open

# for free to join this conversation on GitHub. Already have an account? # to comment