🎄
An FPGA design and verification engineer with 15 years of experience (~12 yrs on design & ~3 yrs on verification)
-
ASML
- Eindhoven
-
23:05
(UTC +02:00) - https://www.linkedin.com/in/koray-karakurt/
Pinned Loading
-
FPGA-from-Zero-to-Hero
FPGA-from-Zero-to-Hero PublicFPGA repo for FPGA from Zero to Hero - Live & Free Courses (Turkish Version)
TeX 8
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.