Skip to content
New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

Update dependency edu.berkeley.cs:chiseltest to v0.6.1 #11

Open
wants to merge 1 commit into
base: main
Choose a base branch
from

Conversation

renovate[bot]
Copy link
Contributor

@renovate renovate bot commented Jan 31, 2025

This PR contains the following updates:

Package Type Update Change
edu.berkeley.cs:chiseltest (source) test minor 0.5.4 -> 0.6.1

Release Notes

ucb-bar/chisel-testers2 (edu.berkeley.cs:chiseltest)

v0.6.1: ChiselTest v0.6.1

Compare Source

Highlights

  • [new in 0.6.1] add support for Opaque types (#​661)
  • Bump to Chisel v3.6.0
    • Note: ChiselTest only supports the Scala FIRRTL Compiler (SFC)
  • Add support for bitwuzla solver (#​545)
  • Support zero-width data (#​552)

Other Changes

  • Remove Icarus debug messages (#​607)
  • RawTester.test now accepts a testname (#​533)
  • Update utest to 0.8.1 (#​554)
  • upgrade scalatest version to 3.2.15 (#​599)

v0.6.0: ChiselTest v0.6.0

Compare Source

Highlights

  • Bump to Chisel v3.6.0
    • Note: ChiselTest only supports the Scala FIRRTL Compiler (SFC)
  • Add support for bitwuzla solver (#​545)
  • Support zero-width data (#​552)

Other Changes

  • Remove Icarus debug messages (#​607)
  • RawTester.test now accepts a testname (#​533)
  • Update utest to 0.8.1 (#​554)
  • upgrade scalatest version to 3.2.15 (#​599)

v0.5.6: ChiselTest v0.5.6

Compare Source

Feature

  • Allow patched versions of Verilator (#​582)

BugFix

  • Fix issues in IPCSimulatorContext (VCS) simulations (#​570)
  • partialPoke/Expect: add more tests, improve implementation (#​589)
  • VCS Q-2020.03 (at least) fails because it can't find nullptr (#​572)
  • Remove quotes around VcsCFlags (#​574)
  • vcs: fix vpd generation (#​610)
  • Delay first rising clock edge by 1 half-period in VPI Harness (#​591)

v0.5.5

Compare Source


Configuration

📅 Schedule: Branch creation - At any time (no schedule defined), Automerge - At any time (no schedule defined).

🚦 Automerge: Disabled by config. Please merge this manually once you are satisfied.

Rebasing: Whenever PR becomes conflicted, or you tick the rebase/retry checkbox.

🔕 Ignore: Close this PR and you won't be reminded about this update again.


  • If you want to rebase/retry this PR, check this box

This PR was generated by Mend Renovate. View the repository job log.

# for free to join this conversation on GitHub. Already have an account? # to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

0 participants