MIPS-mulyi-cycle

this is the verilog-HDL implementation of MIPS32. the processor designed in Multi cycle mode.
The main verilog code of processor is in Modules.sv file.

Data path Design

below the RTL design of processpr, attached.

Controller Design

the Controller State Machine(FSM):
the ALU function table: