Skip to content
View msfschaffner's full-sized avatar

Block or report msfschaffner

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

OpenTitan: Open source silicon root of trust

SystemVerilog 2,716 819 Updated Mar 8, 2025

Ariane is a 6-stage RISC-V CPU

SystemVerilog 1 Updated May 31, 2019

The OpenPiton Platform

Assembly 1 1 Updated Jun 6, 2019

lowRISC Style Guides

1 Updated Feb 11, 2020

Package manager and build abstraction tool for FPGA/ASIC development

Python 1 Updated Apr 17, 2020

Ibex is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, previously known as zero-riscy.

SystemVerilog 1 Updated Jan 19, 2024

An abstraction library for interfacing EDA tools

Python 1 Updated Aug 8, 2020

OpenTitan: Open source silicon root of trust

SystemVerilog 1 1 Updated Mar 19, 2024

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

SystemVerilog 1,482 585 Updated Feb 26, 2025

Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.

SystemVerilog 459 123 Updated Feb 12, 2025

RISC-V Cores, SoC platforms and SoCs

862 209 Updated Mar 26, 2021

A MATLAB toolbox for exporting publication quality figures

MATLAB 1,298 367 Updated Mar 6, 2025

Classic multiplayer tetris for the terminal

C 222 30 Updated Feb 8, 2025

CVA6 SDK containing RISC-V tools and Buildroot

Makefile 61 69 Updated Jun 22, 2024

The OpenPiton Platform

Assembly 669 221 Updated Oct 11, 2024
Showing results