Skip to content
New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

CYC1000 patches (Winbond W9864G6JT SDRAM chip) #7

Open
wants to merge 1 commit into
base: master
Choose a base branch
from

Conversation

jakubcabal
Copy link

There are a few changes that will allow compatibility with SDRAM memory on the CYC1000 FPGA board.
I tested your SDRAM controller in HW using my design https://github.com/jakubcabal/sdram-tester-fpga.
Thanks

# for free to join this conversation on GitHub. Already have an account? # to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant