Skip to content
Change the repository type filter

All

    Repositories list

    • A lightweight cloudFPGA prototype for processor simulation. It provides online scalable route resources with only open source synthesis toolset.
      C++
      GNU General Public License v3.0
      1300Updated Feb 9, 2024Feb 9, 2024
    • 🌳 A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.
      Scala
      GNU General Public License v3.0
      33700Updated Nov 8, 2023Nov 8, 2023
    • A Software Test Sets for Processor Simulation and Verification
      C
      GNU General Public License v3.0
      0100Updated Jul 12, 2023Jul 12, 2023
    • A series of IP which has cycle-accurate, event-driven simulation models.
      SystemVerilog
      GNU General Public License v3.0
      0400Updated Jun 19, 2023Jun 19, 2023
    • GNU General Public License v3.0
      0100Updated Jun 13, 2023Jun 13, 2023
    • A CI/CD environment for the processor simulation and verification.
      Python
      GNU General Public License v3.0
      0100Updated Jun 12, 2023Jun 12, 2023
    • .github

      Public
      GNU General Public License v3.0
      0100Updated May 18, 2023May 18, 2023
    • An Universal FPGA Framework for SoC Simulation and Verification
      Verilog
      GNU General Public License v3.0
      0200Updated Mar 2, 2023Mar 2, 2023
    • A General Bus Generator which supporting AMBA, Wishbone, TileLink and ChipLink.
      C
      GNU General Public License v3.0
      0100Updated Jan 31, 2023Jan 31, 2023
    • C
      GNU General Public License v3.0
      0100Updated Jan 20, 2023Jan 20, 2023
    • An Universal Simulation and Verification Environment for ASIC.
      Verilog
      GNU General Public License v3.0
      0200Updated Jan 11, 2023Jan 11, 2023
    • A verilator based SoC simulation framework for TreeCore CPU.
      Verilog
      Other
      0200Updated Jan 4, 2023Jan 4, 2023
    • a simple real-time operation system implement in C which support riscv ISA.
      GNU General Public License v3.0
      0100Updated Sep 27, 2022Sep 27, 2022
    • 🌳 The next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.
      JavaScript
      GNU General Public License v3.0
      1510000Updated Sep 17, 2022Sep 17, 2022
    • A core component of TreeCore IDE to execute heavy computing task in backstage.
      Rust
      GNU General Public License v3.0
      0200Updated Aug 21, 2022Aug 21, 2022
    • This is the resources folder of the treecore ide.
      GNU General Public License v3.0
      0100Updated Aug 1, 2022Aug 1, 2022
    • This is the tutorial for chip backend design lab by using all open-source toolsets.
      GNU General Public License v3.0
      0100Updated Jul 31, 2022Jul 31, 2022
    • This is the website of treecore project.
      CSS
      GNU General Public License v3.0
      0200Updated Jul 27, 2022Jul 27, 2022
    • This is the tutorial for TreeCore IDE usage.
      GNU General Public License v3.0
      0100Updated Jul 11, 2022Jul 11, 2022
    • zodiac: A tiny statically typed, compiled system programming language which supports many modern features to build reliable and efficient software.
      Rust
      GNU General Public License v3.0
      0300Updated Apr 9, 2022Apr 9, 2022
    • A unix-like operating system written in zodiac lang.
      GNU General Public License v3.0
      0200Updated Mar 17, 2022Mar 17, 2022
    • This is the resources folder of the treecore sim.
      GNU General Public License v3.0
      0100Updated Mar 4, 2022Mar 4, 2022
    • This is the resources folder of the treecore cpu.
      GNU General Public License v3.0
      0100Updated Mar 3, 2022Mar 3, 2022