Skip to content
New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

Improve table: Compressed instruction formats #1696

Merged
merged 1 commit into from
Oct 28, 2024

Conversation

cousteaulecommandant
Copy link
Contributor

Table "Compressed 16-bit RVC instruction formats" header indicating the bits corresponding to each column only aligns properly with the first row (CR format), but doesn't reflect the boundaries of other rows (for example, funct3 or rs1'), making it hard to read.

This PR fixes that by distributing the bit indexes on the table header across the "actual" table columns (unmerged cells), so that it's clear which bits each field spans in every compressed instruction format, not just CR.

This is a really minor stylistic edit that you may want to squash into a future commit (or even just apply the change manually in a future edit).

Table "Compressed 16-bit RVC instruction formats" header indicating the bits corresponding to each column only aligns properly with the first row (CR format), but doesn't reflect the boundaries of other rows (for example, funct3 or rs1'), making it hard to read.

Signed-off-by: cousteau <cousteaulecommandant@gmail.com>
Copy link
Member

@aswaterman aswaterman left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Yes, this looks better, thanks.

@aswaterman aswaterman enabled auto-merge (squash) October 28, 2024 22:49
@aswaterman aswaterman merged commit e24a456 into riscv:main Oct 28, 2024
2 checks passed
# for free to join this conversation on GitHub. Already have an account? # to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants