As part of the Digital VLSI laboratory exercise at ECE NTUA, Ioannis Danias and I designed a FIR filter for the Zybo board using VHDL. The filter communicates with the board via AXI4-LITE and was designed in Xilinx Vivado. We kept the de# a single file because it was easier for Vivado to handle it that way.