Skip to content
New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

Fix Vivado TCL #212

Merged
merged 2 commits into from
Jan 6, 2025
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion vivado/arty-a7-test-setup/create_project.tcl
Original file line number Diff line number Diff line change
Expand Up @@ -38,7 +38,7 @@ set fileset_design ./../../neorv32/rtl/test_setups/neorv32_test_setup_bootloader
set fileset_constraints [glob ./*.xdc]

## Simulation-only sources
set fileset_sim [list ./../../neorv32/sim/simple/neorv32_tb.simple.vhd ./../../neorv32/sim/simple/uart_rx.simple.vhd]
set fileset_sim [list ./../../neorv32/sim/neorv32_tb.vhd ./../../neorv32/sim/sim_uart_rx.vhd]

# Add source files

Expand Down
2 changes: 1 addition & 1 deletion vivado/nexys-a7-test-setup/create_project.tcl
Original file line number Diff line number Diff line change
Expand Up @@ -34,7 +34,7 @@ set_property library neorv32 [get_files [glob ./../../neorv32/rtl/core/*.vhd]]
add_files [glob ./../../neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd]

# add source files: simulation-only
add_files -fileset sim_1 [list ./../../neorv32/sim/simple/neorv32_tb.simple.vhd ./../../neorv32/sim/simple/uart_rx.simple.vhd]
add_files -fileset sim_1 [list ./../../neorv32/sim/neorv32_tb.vhd ./../../neorv32/sim/sim_uart_rx.vhd]

# add source files: constraints
add_files -fileset constrs_1 [glob ./*.xdc]
Expand Down
Loading