SMP dual-core cleanups #1146
Merged
SMP dual-core cleanups #1146
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
having only a single connection
just use 2 CSRs instead of 4
- directly instantiate all modules - rework ICC wiring
stnolting
added
HW
has to be of type "int stuff(void)"
# for free
to join this conversation on GitHub.
Already have an account?
# to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
I have tested a quad-core version of the core. However, it turned out that a 4-core variant does not bring any performance gain. In fact, the opposite is the case, as the current bus system architecture cannot supply sufficient data and instructions to keep all 4 cores busy.
Therefore, this PR provides a clean-up of the SMP configuration dedicated for 2 cores at maximum.