Skip to content
New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

#

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

Jump to bottom

[XIP] add clock divider for fine-tuning #731

Merged
merged 5 commits into from
Nov 18, 2023
Merged

[XIP] add clock divider for fine-tuning #731

merged 5 commits into from
Nov 18, 2023

Conversation

stnolting
Copy link
Owner

This PR adds a 4-bit clock divider XPI_CTRL_CDIVx to the XIP's SPI interface allowing fine-tuning of the SPI clock (similar to the SPI module configuration options).

f_spi = f_main / (2 * clock_prescaler * (1 + XPI_CTRL_CDIVx))

@stnolting stnolting added enhancement New feature or request HW Hardware-related labels Nov 18, 2023
@stnolting stnolting self-assigned this Nov 18, 2023
@stnolting stnolting marked this pull request as ready for review November 18, 2023 17:53
@stnolting stnolting merged commit 5a827ea into main Nov 18, 2023
@stnolting stnolting deleted the xip_clock_tune branch November 18, 2023 22:45
# for free to join this conversation on GitHub. Already have an account? # to comment
Reviewers
No reviews
Assignees

@stnolting stnolting

Labels
enhancement New feature or request HW Hardware-related
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@stnolting