A MIPS CPU implemented in Verilog
This is a course project of ACM Honored Class @ SJTU (wiki)
- 32-bit MIPS instruction
- 5-stage pipeline
- set-associative cache
- runnable on FPGA (tested on XC7A35T)
- memory simulated by C++ program (use UART)
-
Notifications
You must be signed in to change notification settings - Fork 10
A MIPS CPU implemented in Verilog
License
sxtyzhangzk/mips-cpu
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A MIPS CPU implemented in Verilog
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published