Handle csr mstatus and misa correctly #243
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
In the privileged arch-test, we need to set the extensions we used in the Machine ISA Register and set the Machine Status Register to privileged mode when we invoke the exception handler
vestata
pushed a commit
to vestata/rv32emu
that referenced
this pull request
Jan 24, 2025
In the privileged section of the RISC-V Architecture Test, we must configure the extensions specified in the Machine ISA (MISA) Register and set the Machine Status Register to privileged mode when invoking the exception handler. With this commit, all tests have passed successfully.
# for free
to join this conversation on GitHub.
Already have an account?
# to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
In the privileged arch-test, we need to set the extensions we used in the Machine ISA Register and set the Machine Status Register to privileged mode when we invoke the exception handler