Skip to content
New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

Fix typo #430

Merged
merged 1 commit into from
May 8, 2024
Merged

Fix typo #430

merged 1 commit into from
May 8, 2024

Conversation

huaxinliao
Copy link
Contributor

@huaxinliao huaxinliao commented May 7, 2024

Replaced "uimplemented" with "unimplemented", and "Substract" with "Subtract" for clarity and consistency.

Copy link
Contributor

@jserv jserv left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Benchmarks

Benchmark suite Current: d13520a Previous: 78fc645 Ratio
Dhrystone 1734.66 Average DMIPS over 10 runs 1708.62 Average DMIPS over 10 runs 0.98
Coremark 1503.12 Average iterations/sec over 10 runs 1495.662 Average iterations/sec over 10 runs 1.00

This comment was automatically generated by workflow using github-action-benchmark.

@@ -1861,7 +1861,7 @@ RVOP(
* immediate, scaledby 4, to the stack pointer, x2, and writes the result to
* rd'.
* This instruction is used to generate pointers to stack-allocated variables,
* and expands to addi rd', x2, nzuimm[9:2].
* and expands to addi rd', x2, nzimm[9:2].
Copy link
Collaborator

@visitorckw visitorckw May 7, 2024

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Quoting from riscv-spec-v2.2 [1]:

C.ADDI4SPN is a CIW-format RV32C/RV64C-only instruction that adds a zero-extended non-zero
immediate, scaled by 4, to the stack pointer, x2, and writes the result to rd'. This instruction is used
to generate pointers to stack-allocated variables, and expands to addi rd', x2, nzuimm[9:2].

So, as far as I can see, there are no errors in the current description?

Link: https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf [1]

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I need some time to check.

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Thank you for the reminder, @visitorckw. I'll adjust my git commit. It's great to have you around.

@huaxinliao huaxinliao force-pushed the master branch 2 times, most recently from 580e323 to 78fc645 Compare May 7, 2024 15:19
@huaxinliao
Copy link
Contributor Author

huaxinliao commented May 7, 2024

I completed the adjustments to the git commit. Thanks all.

@visitorckw
Copy link
Collaborator

Just being picky here. Please wrap the body of your git commit message at a maximum of 72 characters per line, as mentioned in How to Write a Git Commit Message [1].

Link: https://cbea.ms/git-commit/#wrap-72 [1]

Replaced "uimplemented" with "unimplemented", and "Substract" with
"Subtract" for clarity and consistency.
@huaxinliao
Copy link
Contributor Author

huaxinliao commented May 8, 2024

I added a red line to my vim configuration for a maximum of 72 characters per line, as shown in the screenshot.
image

@jserv jserv merged commit a3d2418 into sysprog21:master May 8, 2024
8 checks passed
@jserv
Copy link
Contributor

jserv commented May 8, 2024

Thank @p96114175 for contributing!

vestata pushed a commit to vestata/rv32emu that referenced this pull request Jan 24, 2025
# for free to join this conversation on GitHub. Already have an account? # to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants