Enforce zero register in floating point operation #48
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Passed 5 more tests in riscv-arch-test:
fclass_b1-01
fcvt.wu.s_b23-01
flt_b19-01
fmv.x.w_b1-01
fmv.x.w_b24-01
vestata
pushed a commit
to vestata/rv32emu
that referenced
this pull request
Jan 24, 2025
Enforce zero register in floating point operation
# for free
to join this conversation on GitHub.
Already have an account?
# to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Passed 5 more tests in riscv-arch-test:
fclass_b1-01
fcvt.wu.s_b23-01
flt_b19-01
fmv.x.w_b1-01
fmv.x.w_b24-01