This script lists out all paths from inputs to outputs of an input combinational circuit in the form of structural/gate-level modelling in verilog. The BFS graph algorithm is used.
-
Updated
Nov 4, 2020 - Python
This script lists out all paths from inputs to outputs of an input combinational circuit in the form of structural/gate-level modelling in verilog. The BFS graph algorithm is used.
simulation of essential combinational logic circuits with boolean algebra
Verilog UART implementation with Vivado build scripts to test loopback on Xilinx Arty board
Add a description, image, and links to the combinational-logic topic page so that developers can more easily learn about it.
To associate your repository with the combinational-logic topic, visit your repo's landing page and select "manage topics."