#
jesd204b
Here are 2 public repositories matching this topic...
ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
ddr dsp vhdl xilinx adc ddc altera dds digital-signal-processing fir jesd204b analog-signals serial-interface cic dac adc-configurator serdes-mode
-
Updated
Aug 29, 2018 - VHDL
Improve this page
Add a description, image, and links to the jesd204b topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the jesd204b topic, visit your repo's landing page and select "manage topics."