An open-source Verilog implementation of UART featuring 8-bit and 32-bit architectures with simulation support for efficient data exchange.
verilog uart serial-communication data-transmission rtl-design testbench-verification serial-communication-protocol asynchronous-transmission
-
Updated
Dec 19, 2023 - Verilog