#

sipeed

Here are 3 public repositories matching this topic...

ombhilare999 / Seven-Segment-with-Tang-Primer-FPGA

Seven Segment Interface with Tang Primer

fpga seven-segments-display sipeed tang-primer

Updated Jan 4, 2021
Verilog

mcleber / Verilog_Traffic_Light

First steps with the Sipeed Tang Primer 20k FPGA.

verilog verilog-hdl gowin sipeed learning-verilog sipeed-tang-primer gowin-eda

Updated Mar 23, 2025
Verilog

gr8linux / docker-linuxonlitex

Dockerfile and required toolchain for run Linux on Sipeed primer 20k

linux docker fpga litex sipeed prime20k

Updated Nov 5, 2023
Verilog

Improve this page

Add a description, image, and links to the sipeed topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the sipeed topic, visit your repo's landing page and select "manage topics."