A simple VHDL test bench generator (for combinational logic) written in Python
-
Updated
May 13, 2020 - Python
A simple VHDL test bench generator (for combinational logic) written in Python
A simple python script to generate a VHDL testbench template given an entity-architecture declaration passed as argument(s) as a file(s)
Add a description, image, and links to the vhdl-testbench topic page so that developers can more easily learn about it.
To associate your repository with the vhdl-testbench topic, visit your repo's landing page and select "manage topics."