Sync with SPIR-V Translator de0957d85bcaa #351
Merged
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
The sync brings the following commits: [de0957d85bcaa] Disabling mem2reg by default [e963d8deacece] Translate __fpga_reg builtin to FPGARegINTEL instruction Signed-off-by: Artem Gindinson <artem.gindinson@intel.com>
bader
approved these changes
Jul 19, 2019
aelovikov-intel
pushed a commit
to aelovikov-intel/llvm
that referenced
this pull request
Feb 23, 2023
This patch adds 2nd include path <build_dir>/include (in addition to <build_dir>/include/sycl) to LIT infra to add a ability to compile DPC++ code with oneapi and intel extensions which moved from (e.g., for intel) <build_dir>/include/CL/sycl/INTEL to <build_dir>/include/sycl/ext/intel in intel/llvm:intel#4014
# for free
to join this conversation on GitHub.
Already have an account?
# to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
The sync brings the following commits:
[de0957d85bcaa] Disabling mem2reg by default
[e963d8deacece] Translate __fpga_reg builtin to FPGARegINTEL instruction
Signed-off-by: Artem Gindinson artem.gindinson@intel.com