Skip to content

[BuildBot] Uplift CPU/FPGAEMU RT version for CI Process #3946

New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

Merged
merged 2 commits into from
Jun 21, 2021

Conversation

yanfeng3721
Copy link
Contributor

@yanfeng3721 yanfeng3721 commented Jun 17, 2021

OpenCL CPU RT: 2021.11.3.0.09 -> 2021.12.6.0.19
OpenCL FPGAEMU RT: 2021.11.3.0.09 -> 2021.12.6.0.19
TBB Linux: 2021.2.0.236 -> 2021.3.0.418
TBB Win: 2021.2.0.221 -> 2021.3.0.418
OpenCL FPGA RT Linux: 20210205_000003 -> 20210519_000004
OpenCL FPGA RT Windows: 20210204_000003_signed_bom_fixed -> 20210509_000006

@yanfeng3721 yanfeng3721 requested a review from tfzhu June 17, 2021 06:35
@yanfeng3721 yanfeng3721 marked this pull request as ready for review June 19, 2021 08:13
@yanfeng3721 yanfeng3721 requested a review from bader as a code owner June 19, 2021 08:13
@yanfeng3721 yanfeng3721 requested a review from vladimirlaz June 19, 2021 08:14
@vladimirlaz
Copy link
Contributor

/summary:run

@vladimirlaz vladimirlaz self-assigned this Jun 21, 2021
@vladimirlaz vladimirlaz merged commit e975d8d into intel:sycl Jun 21, 2021
alexbatashev added a commit to alexbatashev/llvm that referenced this pull request Jun 24, 2021
* upstream/sycl: (489 commits)
  [SYCL][NFC] Lower overhead of making plugin calls (intel#3982)
  [SYCL][NFC] Use default macro initialization where applicable (intel#3979)
  [SYCL] Enable SPV_INTEL_fpga_invocation_pipelining_attributes extension (intel#3864)
  [SYCL] Disable reassociate pass to reduce register pressure (intel#3615)
  [Driver][SYCL][FPGA] Restrict -O0 for FPGA with hardware (intel#3966)
  [SYCL][NFC] Fix warnings coming out of SYCL headers. (intel#3978)
  [SYCL] Fix bugs with recursion in SYCL kernel (intel#3958)
  [SYCL][LevelZero] Add support to detect host->device and device->host transfers for USM (intel#3975)
  [SYCL] Enable native FP atomics by default (intel#3869)
  [sycl-post-link] Avoid copying from nullptr (intel#3963)
  [SYCL-PTX] Add warp-reduce path in sub-group reduce (intel#3949)
  [BuildBot] Uplift CPU/FPGAEMU RT version for CI Process (intel#3946)
  Fix handling of complex constant expressions
  Handle OpSpecConstantOp with CompositeExtract and CompositeInsert
  Handle OpSpecConstantOp with VectorShuffle
  [FuncSpec] Don't specialise functions with NoDuplicate instructions.
  [mlir][linalg] Support low padding in subtensor(pad_tensor) lowering
  [gn build] Port 208332d
  [AMDGPU] Add Optimize VGPR LiveRange Pass.
  [mlir][Linalg] NFC - Drop unused variable definition.
  ...
# for free to join this conversation on GitHub. Already have an account? # to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants