Skip to content

Releases: rust-embedded/svd2rust

v0.36.1

04 Apr 17:31
4052ce6
Compare
Choose a tag to compare
  • Update irx-config
  • Fix register array derive regression
  • Sanitize gen keyword (new in Rust 2024 edition)

v0.36.0

10 Mar 15:22
684ba66
Compare
Choose a tag to compare
  • Generic Periph<RB, A>
  • use ConstZero::ZERO instead of Default::default() to force const
  • Add mtvec_align field to riscv_config to configure the byte alignment of interrupt vector table.
  • Fix reexport path when "%s" inside "derivedFrom"
  • Force using rust edition 2021 in CI
  • Added lifetime ellision for FieldWriter where the explicit lifetimes are not necessary, which
    fixes the clippy::needless_lifetimes warning on rustc 1.84
  • Some fixes for the svd2rust-regress tool and update of its documentation
  • Other internal clippy fixes for clippy::manual_div_ceil, clippy::nonminimal_bool and
    clippy::needless_lifetimes
  • Add missing escape_special_chars for peripheral description
  • Update svd-rs to 0.14.11
  • Added #![cfg_attr(docsrs, feature(doc_auto_cfg))] to the generated library code. This
    adds a display of the feature gates in the documentation of the generated library
  • Split on the start of attribute instead of the end

v0.35.0

13 Nov 04:22
b6ef0b0
Compare
Choose a tag to compare
  • Add crate_path setting
  • Inline Settings into Config, add settings_file
  • Fix MSP430 PAC inner attribute generation when used with the -m switch.

v0.34.0

06 Nov 03:52
bb9a5c7
Compare
Choose a tag to compare
  • Revert #711
  • Add defmt impls for TryFromInterruptError, riscv interrupt enums
  • Fix calculating modifiedWriteValues bitmasks with field arrays
  • Fix building without yaml feature
  • Compatibility with riscv 0.12 and riscv-rt 0.13
  • Add riscv_config section in settings.yaml
    It uses riscv-pac traits and standard riscv-peripheral peripherals.
  • Add settings.yaml file for target-specific settings.
  • Add warning about indexing register arrays
  • Skip generating .add(0) and 1 * in accessors
  • Bump MSRV of generated code to 1.76
  • move must_use from methods to generic type
  • breaking change Return raw writtened value
  • Add from_write, from_write_with_zero, and from_modify register modifiers
    with generic return value
  • InterruptNumber is no longer implemented for Xtensa peripheral interrupts

v0.33.5

15 Oct 14:37
59b6199
Compare
Choose a tag to compare
  • Fix STM32-patched CI
  • Fix enumeratedValues with isDefault only
  • Fix invalid Punct error from proc_macro2
  • Run espressif tests on nightly-2024-09-25 to workaround CI failures

v0.33.4

16 Jun 09:49
5b6615e
Compare
Choose a tag to compare
  • Add html-url option to access svdtools html files from docs
  • Move Reg in separate file
  • Use warning class in docs
  • Refactor Accessor

v0.33.3

17 May 02:38
f0f71e9
Compare
Choose a tag to compare
  • Yet more clean field & register Debug

v0.33.2

07 May 09:21
6979dc4
Compare
Choose a tag to compare
  • Remove unneeded format_args in register Debug impl

v0.33.1

21 Apr 03:59
ec223c9
Compare
Choose a tag to compare
  • Add checked set for not full safe fields

v0.33.0

31 Mar 09:59
08dd33e
Compare
Choose a tag to compare
  • Add IsEnum constraint for FieldWriters (fix variant safety)
  • Make field writer bits always unsafe, add set for safe writing
  • Fix bit writer type for ModifiedWriteValues::ZeroToSet