#

netlist-parser

Here is 1 public repository matching this topic...

spydrnet

byuccl / spydrnet

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

fpga digital hardware transformations eda circuits cad circuit hardware-designs transformation circuit-analysis netlist computer-aided-design fpgas netlist-parser circuit-design electronic-design-automation netlists edif

Updated Mar 4, 2024
Python

Improve this page

Add a description, image, and links to the netlist-parser topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the netlist-parser topic, visit your repo's landing page and select "manage topics."