Skip to content

Issues: TerosTechnology/vscode-terosHDL

New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

#

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

199 Open 288 Closed
199 Open 288 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

The “import package" was incorrectly handled during formatting bug Something isn't working
#723 opened Feb 8, 2025 by zengzhengqi0524
Add following 'ifdef - 'endif bracket pairs enhancement New feature or request
#721 opened Feb 5, 2025 by niciki-niciki
2
Set default linter to VHDL-LS enhancement New feature or request
#720 opened Feb 5, 2025 by qarlosalberto
Schematic Viewer fails (GHDL + Yosys, Windows) bug Something isn't working
#717 opened Jan 20, 2025 by gfcwfzkm
Formatter incorrectly indent after unique case statement bug Something isn't working
#716 opened Jan 20, 2025 by BrianLChen
Documentation- only generate documentation of the first module in a verilog (.v) file, but the file has multi modules bug Something isn't working
#713 opened Jan 7, 2025 by hankonly
Export settings button creates file with contents "[object Object]" bug Something isn't working
#707 opened Dec 6, 2024 by sirnails
1
unable to make file due to IEEE.STD_LOGIC_UNSIGNED.ALL question Further information is requested
#705 opened Nov 25, 2024 by saltyboi-1
1
Auto documentation bugs/wrong documentation for VHDL bug Something isn't working
#704 opened Nov 14, 2024 by ArnePret
RivieraPro search is incorrect bug Something isn't working
#703 opened Nov 13, 2024 by ArnePret
Separate Documentation Tables for Constants, etc. enhancement New feature or request
#702 opened Nov 13, 2024 by jchang-endiag
[FIX] GHDL+Yosys Schematic Viewer Temporary File Spam Fix enhancement New feature or request
#700 opened Nov 9, 2024 by irshbn
1
@keepports doesnt work bug Something isn't working
#695 opened Nov 5, 2024 by monkey265
Cannot run test benches for Verilog / render schematic views
#693 opened Nov 2, 2024 by washburn961
1
Add option to support "blackboxes" and ignore libraries enhancement New feature or request
#688 opened Oct 23, 2024 by rameloni
VHDL modules using Verilog libraries - library not found
#687 opened Oct 23, 2024 by rameloni
6
Recommended flow for standalone CLI documenter?
#685 opened Oct 15, 2024 by davidgussler
2
Snippet suggestions appear twice when using TerosHDL with VHDL-LS extension bug Something isn't working
#683 opened Oct 13, 2024 by davidgussler
Why my code doesn't produce a FSM ? enhancement New feature or request
#682 opened Oct 6, 2024 by FinnNGrace
2
Issues in the configuration enhancement New feature or request
#680 opened Oct 3, 2024 by ecstrema
Indentation following vhdl 'when' clause bug Something isn't working
#678 opened Oct 2, 2024 by SittingDuc
3
Failed to access library 'C:\Users\namhe\.teroshdl_fryIl_' at "C:\Users\namhe\.teroshdl_fryIl_".TerosHDL: modelsim(vlog-19) bug Something isn't working
#677 opened Oct 1, 2024 by FinnNGrace
2
Quartus path resolution incorrect for windows, SILENT fallback to QUARTUS_ROOTDIR bug Something isn't working
#671 opened Sep 27, 2024 by dbee-novosound
3
Q: TerosHDL and Python virtual environments bug Something isn't working
#660 opened Sep 17, 2024 by mkaiser
3
Schematic viewer with GHDL/Yosys cannot find work lib bug Something isn't working
#659 opened Sep 14, 2024 by atticlabsdesign
9
ProTip! Mix and match filters to narrow down what you’re looking for.