Skip to content

Issues: chipsalliance/Surelog

New issue

Have a question about this project? # for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “#”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? # to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

unable to elaborate cva6 (ariane)
#3972 opened May 25, 2024 by gadfort
Connect-by-name has no vpiHighConn
#3958 opened Jan 28, 2024 by pieter3d
incorrect variable capture in uhdm
#3718 opened Jun 17, 2023 by Thomasb81
Surelog (library) leaks memory.
#3661 opened May 17, 2023 by mglb
Bogus error message
#3239 opened Sep 24, 2022 by alaindargelas
Coverage report is broken
#3190 opened Aug 29, 2022 by alaindargelas
Add IWYU build to CI enhancement New feature or request infra Infrastructure issues like CI on Travis or Kokoro.
#2981 opened May 27, 2022 by hs-apotell
Duplicate variables in function
#2954 opened May 21, 2022 by hs-apotell
Remove variables::VpiSigned?
#2953 opened May 21, 2022 by hs-apotell
ProTip! Exclude everything labeled bug with -label:bug.